共 50 条
- [31] PVT Variations Aware Robust Transistor Sizing for Power-Delay Optimal CMOS Digital Circuit Design 2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
- [32] A structural approach for transistor circuit synthesis IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (12): : 3529 - 3537
- [33] A TRANSISTOR-CIRCUIT REALIZATION OF INDUCTANCE PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1966, 54 (12): : 2025 - &
- [35] TRANSISTOR MODELS FOR CIRCUIT ANALYSIS PROGRAMS ELECTRONIC ENGINEERING, 1969, 41 (502): : 50 - &
- [36] TRANSISTOR TYPE INTEGRATED CIRCUIT PACKAGE SEMICONDUCTOR PRODUCTS AND SOLID STATE TECHNOLOGY, 1965, 8 (05): : 27 - &
- [38] CIRCUIT PACKAGING AND INTEGRATION OF TRANSISTOR ASSEMBLIES PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1958, 46 (03): : 628 - 628