HIGH-SPEED CONVOLUTION USING GQRNS ARITHMETIC HARDWARE

被引：0
|
作者：
SODERSTRAND, MA
MILLER, RJ
机构：
来源：
1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3 | 1989年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：1556 / 1558
页数：3
相关论文
共 50 条
  • [41] High-speed hardware architectures of the Whirlpool hash function
    McLoone, M
    McIvor, C
    Savage, A
    FPT 05: 2005 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2005, : 147 - 153
  • [42] High-speed hardware implementations of the KASUMI block cipher
    Kitsos, P
    Galanis, MD
    Koufopavlou, O
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 549 - 552
  • [43] High-Speed Hardware Implementation of Rainbow Signature on FPGAs
    Tang, Shaohua
    Yi, Haibo
    Ding, Jintai
    Chen, Huan
    Chen, Guomin
    POST-QUANTUM CRYPTOGRAPHY, 2011, 7071 : 228 - +
  • [44] Voltage Scalable High-Speed Robust Hybrid Arithmetic Units Using Adaptive Clocking
    Ghosh, Swaroop
    Mohapatra, Debabrata
    Karakonstands, Georgios
    Roy, Kaushik
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (09) : 1301 - 1309
  • [45] A High-Speed CNN Hardware Accelerator with Regular Pruning
    Song, Yuan
    Wu, Bi
    Yuan, Tian
    Liu, Weiqiang
    PROCEEDINGS OF THE TWENTY THIRD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2022), 2022, : 331 - 335
  • [46] High-speed hardware algorithms for Chinese remainder theorem
    Toyoshima, H
    Satoh, K
    Ariyama, K
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 2, 1996, : 265 - 268
  • [47] FPGA realization of FIR filters for high-speed and medium-speed by using modified distributed arithmetic architectures
    Xie, Jiafeng
    He, Jianjun
    Tan, Guanzheng
    MICROELECTRONICS JOURNAL, 2010, 41 (06) : 365 - 370
  • [48] OPTIMIZATION OF CONTINUOUS FFT SCHEMES IN HIGH-SPEED CONVOLUTION ALGORITHMS
    SVERDLIK, MB
    NAZARENKO, AA
    YEVSEYEV, VL
    TELECOMMUNICATIONS AND RADIO ENGINEERING, 1986, 40-1 (01) : 95 - 99
  • [49] Design and implementation of a high-speed reconfigurable modular arithmetic unit
    Li, Wei
    Dai, Zibin
    Chen, Tao
    Meng, Tao
    Yang, Xuan
    ADVANCED PARALLEL PROCESSING TECHNOLOGIES, PROCEEDINGS, 2007, 4847 : 50 - 59
  • [50] Hardware Implementation of a High-Speed Adaptive Filter Using a Combination of Systolic and Convex Architectures
    Thannoon, Harith H.
    Hashim, Ivan A.
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2023, 43 (3) : 1773 - 1791
12345