HIGH-SPEED CONVOLUTION USING GQRNS ARITHMETIC HARDWARE

被引：0
|
作者：
SODERSTRAND, MA
MILLER, RJ
机构：
来源：
1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3 | 1989年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：1556 / 1558
页数：3
相关论文
共 50 条
  • [21] Hardware Implementation of Discrete Hirschman Transform Convolution Using Distributed Arithmetic
    Xue, Dingli
    DeBrunner, Victor
    DeBrunner, Linda S.
    CONFERENCE RECORD OF THE 2019 FIFTY-THIRD ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2019, : 1587 - 1590
  • [22] HIGH-SPEED DIGITAL IMAGE PROCESSOR WITH SPECIAL-PURPOSE HARDWARE FOR 2-DIMENSIONAL CONVOLUTION
    OKUYAMA, H
    FUKUI, K
    ICHIOKA, Y
    REVIEW OF SCIENTIFIC INSTRUMENTS, 1979, 50 (10): : 1208 - 1212
  • [23] Sensorless high-speed BLDC machine using hardware-RFO
    Shen, Jian-Xin
    Hao, He
    Jin, Meng-Jia
    Fei, Wei-Zhong
    COMPEL-THE INTERNATIONAL JOURNAL FOR COMPUTATION AND MATHEMATICS IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2012, 31 (01) : 182 - 190
  • [24] Hardware measurement techniques for high-speed networks
    Mink, A.
    Fouquet, Y.
    Wakid, S.
    Journal of High Speed Networks, 1994, 3 (02) : 187 - 207
  • [25] Hardware implementations of high-speed network monitors
    Tanba, H
    Yamada, Y
    Kitamichi, J
    Kurda, K
    2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation & Test (VLSI-TSA-DAT), Proceedings of Technical Papers, 2005, : 33 - 36
  • [26] MEMORY HARDWARE FOR HIGH-SPEED JOB SELECTION
    SMITH, CH
    WITTIE, LD
    IEEE TRANSACTIONS ON COMPUTERS, 1976, 25 (02) : 148 - 156
  • [27] ARQ PROTOCOLS FOR HIGH-SPEED HARDWARE IMPLEMENTATION
    GOPAL, I
    ROM, R
    COMPUTER NETWORKS AND ISDN SYSTEMS, 1995, 27 (05): : 677 - 689
  • [28] An Accurate Transient Analysis of High-Speed Package Interconnects Using Convolution Technique
    Wendemagegnehu T. Beyene
    Chuck Yuan
    Analog Integrated Circuits and Signal Processing, 2003, 35 : 107 - 120
  • [29] An accurate transient analysis of high-speed package interconnects using convolution technique
    Beyene, WT
    Yuan, C
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2003, 35 (2-3) : 107 - 120
  • [30] High-Speed Hardware Architectures for ARIA with Composite Field Arithmetic and Area-Throughput Trade-Offs
    Lee, Sang-Woo
    Moon, Sang-Jae
    Kim, Jeong-Nyeo
    ETRI JOURNAL, 2008, 30 (05) : 707 - 717
12345