共 50 条
- [41] Multiple relay protection with high voltage the design of phase cutout protective circuit [J]. Xiangtan Kuangye Xueyuan Xuebao/Journal of Xiangtan Mining Institute, 1995, 10 (01):
- [42] TRANSISTOR REGULATED TIME DELAY CIRCUIT. [J]. Instruments and experimental techniques New York, 1982, 25 (4 pt 2): : 920 - 921
- [46] Synthesis of Negative Group Delay Time Circuit [J]. APMC: 2008 ASIA PACIFIC MICROWAVE CONFERENCE (APMC 2008), VOLS 1-5, 2008, : 1578 - 1581
- [47] TRANSISTOR REGULATED TIME-DELAY CIRCUIT [J]. INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1982, 25 (04) : 920 - 922
- [48] REAL-TIME DIGITAL SIMULATOR FOR PROTECTIVE RELAY TESTING [J]. IEEE COMPUTER APPLICATIONS IN POWER, 1994, 7 (03): : 30 - 35
- [49] A digital protective relay as a real-time microprocessor system [J]. INTERNATIONAL CONFERENCE AND WORKSHOP ON ENGINEERING OF COMPUTER-BASED SYSTEMS, PROCEEDINGS, 1997, : 460 - 466
- [50] Semiglobal stabilization via relay controller with uncertain time delay [J]. 42ND IEEE CONFERENCE ON DECISION AND CONTROL, VOLS 1-6, PROCEEDINGS, 2003, : 4074 - 4079