SYSTEM-INTEGRATION FEATURES AND DEVELOPMENT TOOLS KEY TO FPGA DESIGN

被引:0
|
作者
FAWCETT, BK
机构
[1] Xilinx Inc., San Jose, CA 95124
关键词
FIELD PROGRAMMABLE GATE ARRAYS; PROGRAMMABLE LOGIC; CAE;
D O I
10.1016/0141-9331(94)90077-9
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The Xilinx XC4000 family of field programmable gate arrays (FPGAs) features a third-generation architecture implemented with a sub-micron process technology, resulting in up to twice the density and performance of the prior generation of devices. Advanced system integration features allow many varying system functions to be incorporated within the XC4000 FPGAs, further increasing system performance and density. These advances in FPGA component technology have been matched by equally dramatic improvements to the CAE development tools. A design example illustrates how these advanced device features and software tools are applied in a system-level application.
引用
收藏
页码:547 / 560
页数:14
相关论文
共 37 条
  • [11] FPGA-based many-core System-on-Chip design
    Baklouti, M.
    Marquet, Ph.
    Dekeyser, J. L.
    Abid, M.
    MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (4-5) : 302 - 312
  • [12] Design and implementation of the MMC simulation system in the heterogeneous FPGA-CPU platform
    Li, Xiongfei
    Mu, Qing
    Zhang, Xing
    Xiang, Yinxing
    Li, Qiao
    He, Guanghui
    JOURNAL OF ENGINEERING-JOE, 2019, (16): : 1721 - 1725
  • [13] Self-adjusting Fuzzy MPPT PV System Control by FPGA Design
    Cheng, Ze
    Yang, Hongzhi
    Liu, Yanli
    2011 ASIA-PACIFIC POWER AND ENERGY ENGINEERING CONFERENCE (APPEEC), 2011,
  • [14] Design of an Efficient CNN-Based Cough Detection System on Lightweight FPGA
    Peng, Peng
    Jiang, Kai
    You, Mingyu
    Xie, Jialin
    Zhou, Hongjun
    Xu, Weisheng
    Lu, Jicheng
    Li, Xiayu
    Xu, Yun
    IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2023, 17 (01) : 116 - 128
  • [15] FPGA-Based Design of Multipoint Parallel EMD for Anomaly Detection in Acquisition System
    Li, Chengyang
    Tian, Shulin
    Yang, Kuojun
    Ye, Peng
    Huang, Wuhuang
    Ye, Ziyang
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2025,
  • [16] System-level design for DPCM Image Compression with SoC-FPGA Accelerator
    Safaei, Amin
    Sabeti, Samira
    Masoudian, Morteza
    2024 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, CCECE 2024, 2024, : 887 - 891
  • [17] DESIGN AND DEVELOPMENT OF A NEW HARD LOCK SYSTEM
    Gerbino, S.
    Martorelli, M.
    Oliviero, D.
    9TH INTERNATIONAL DESIGN CONFERENCE - DESIGN 2006, VOLS 1 AND 2, 2006, (36): : 245 - 252
  • [18] FPGA Implementation of a Multilayer Artificial Neural Network using System-on-Chip Design Methodology
    Biradar, Ravikant G.
    Chatterjee, Abhishek
    Mishra, Prabhakar
    George, Koshy
    2015 INTERNATIONAL CONFERENCE ON COGNITIVE COMPUTING AND INFORMATION PROCESSING (CCIP), 2015,
  • [19] Integration of CAD/CAM/CAE in product development system using STEP/XML
    Balakrishna, A.
    Babu, R. Suresh
    Rao, D. Nageswara
    Raju, D. Ranga
    Kolli, Sudhakar
    CONCURRENT ENGINEERING-RESEARCH AND APPLICATIONS, 2006, 14 (02): : 121 - 128
  • [20] Research on design and key technology of wideband radar intermediate frequency direct acquisition module based on Virtex-7 series FPGA
    Zhang, Jian
    Zhang, Yue
    Chen, Zengping
    Lin, Qianqiang
    JOURNAL OF ENGINEERING-JOE, 2019, 2019 (19): : 6331 - 6335