Adaptive Thermal Monitoring of Deep-Submicron CMOS VLSI Circuits

被引：0

作者：

Zjajo, Amir ^{[1
]}

van der Meijs, Nick ^{[1
]}

van Leuken, Rene ^{[1
]}

机构：

[1] Delft Univ Technol, Circuits & Syst Grp, Mekelweg 4, NL-2628 CD Delft, Netherlands

来源：

JOURNAL OF LOW POWER ELECTRONICS | 2013年 / 9卷 / 04期

关键词：

Integrated Circuits; Temperature Sensors; Simulation; Thermal Analysis; Thermal Management;

D O I：

10.1166/jolpe.2013.1279

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In integrated circuits accurate runtime sensing of on-chip temperature is required to establish efficient dynamic thermal management techniques. In this paper, we propose novel sensor allocation and placement algorithm and thermal sensing technique for indirect temperature estimation at arbitrary locations. As the experimental results indicate, the runtime thermal estimation method reduces temperature estimation errors by an order of magnitude.

引用

页码：403 / 413

页数：11

共 50 条

[41] Gate delay time evaluation structure for deep-submicron CMOS LSIs
Nishimura, K
Urano, M
Ino, M
Takeya, K
Ishihara, T
Kado, Y
Inokawa, H
ICMTS 1996 - 1996 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, PROCEEDINGS, 1996, : 135 - 138
[42] An evaluation of deep-submicron CMOS design optimized for operation at 77 K
Foty, Daniel
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2006, 49 (02) : 97 - 105
[43] Power supply noise analysis methodology for deep-submicron VLSI chip design
Chen, HH
Ling, DD
DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 638 - 643
[44] Soft-error rate testing of deep-submicron integrated circuits
Heijmen, Tino
Nieuwland, Andre
ETS 2006: ELEVENTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2006, : 247 - +
[45] Degradation of CMOS image sensors in deep-submicron technology due to γ-irradiation
Rao, Padmakumar R.
Wang, Xinyang
Theuwissen, Albert J. P.
SOLID-STATE ELECTRONICS, 2008, 52 (09) : 1407 - 1413
[46] Estimation of the defective IDDQ caused by shorts in deep-submicron CMOS ICs
Rodriguez-Montanes, R
Figueras, J
DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 490 - 494
[47] An evaluation of deep-submicron CMOS design optimized for operation at 77 K
Daniel Foty
Analog Integrated Circuits and Signal Processing, 2006, 49 : 97 - 105
[48] FABRICATION AND DELAY-TIME ANALYSIS OF DEEP-SUBMICRON CMOS DEVICES
NARA, Y
DEURA, M
GOTO, K
YAMAZAKI, T
FUKANO, T
SUGII, T
IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (03) : 293 - 298
[49] A compact model for reliability simulation of deep-submicron MOS devices and circuits
Cui, Zhi
Liou, Juin J.
2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 391 - 396
[50] DEEP-SUBMICRON CMOS WARMS UP TO HIGH-SPEED LOGIC
MASAKI, A
IEEE CIRCUITS AND DEVICES MAGAZINE, 1992, 8 (06): : 18 - 24

← 1 2 3 4 5 →