Adaptive Thermal Monitoring of Deep-Submicron CMOS VLSI Circuits

被引：0

作者：

Zjajo, Amir ^{[1
]}

van der Meijs, Nick ^{[1
]}

van Leuken, Rene ^{[1
]}

机构：

[1] Delft Univ Technol, Circuits & Syst Grp, Mekelweg 4, NL-2628 CD Delft, Netherlands

来源：

JOURNAL OF LOW POWER ELECTRONICS | 2013年 / 9卷 / 04期

关键词：

Integrated Circuits; Temperature Sensors; Simulation; Thermal Analysis; Thermal Management;

D O I：

10.1166/jolpe.2013.1279

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In integrated circuits accurate runtime sensing of on-chip temperature is required to establish efficient dynamic thermal management techniques. In this paper, we propose novel sensor allocation and placement algorithm and thermal sensing technique for indirect temperature estimation at arbitrary locations. As the experimental results indicate, the runtime thermal estimation method reduces temperature estimation errors by an order of magnitude.

引用

页码：403 / 413

页数：11

共 50 条

[21] High-performance, deep-submicron CMOS technologies
Sugii, T
Deura, M
Nara, Y
FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 1996, 32 (01): : 85 - 93
[22] IN DEEP WITH DEEP-SUBMICRON
LEIBSON, SH
EDN, 1995, 40 (18) : 11 - 11
[23] Standby and dynamic power minimization using enhanced hybrid power gating structure for deep-submicron CMOS VLSI
Johannah, J. Jeba
Korah, Reeba
Kalavathy, Maria
Sivanandham
MICROELECTRONICS JOURNAL, 2017, 62 : 137 - 145
[24] Impact of unrealistic worst case modeling on the performance of VLSI circuits in deep submicron CMOS technologies
IEEE
不详
不详
不详
IEEE Trans Semicond Manuf, 4 (396-402):
[25] Impact of unrealistic worst case modeling on the performance of VLSI circuits in deep submicron CMOS technologies
Nardi, A
Neviani, A
Zanoni, E
Quarantelli, M
Guardiani, C
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1999, 12 (04) : 396 - 402
[26] Challenge of a multiple-valued technology in recent deep-submicron VLSI
Hanyu, T
31ST INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2001, : 241 - 244
[27] Measurement and characterization of multilayered interconnect capacitance for deep-submicron VLSI technology
Wee, JK
Park, YJ
Min, HS
Cho, DH
Seung, MH
Park, HS
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1998, 11 (04) : 636 - 644
[28] Plasma charging damage in deep-submicron CMOS technology and beyond
Cheung, KP
SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 315 - 320
[29] The parasitic resistance analysis of deep-submicron CMOS with inverse modeling
Deura, M
Yamaguchi, S
Sugii, T
MICROELECTRONIC DEVICE TECHNOLOGY II, 1998, 3506 : 292 - 300
[30] Gate engineering for performance and reliability in deep-submicron CMOS technology
Yu, B
Ju, DH
Kepler, N
King, TJ
Hu, CM
1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, : 105 - 106

← 1 2 3 4 5 →