A MODEL FOR THE ELECTRIC-FIELD IN LIGHTLY DOPED DRAIN STRUCTURES

被引：42
作者：
MAYARAM, K
LEE, JC
HU, CM
机构：
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1987年 / 34卷 / 07期
关键词：
D O I：
10.1109/T-ED.1987.23113
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：1509 / 1518
页数：10
相关论文
共 24 条
[11]  
KINUGAWA M, 1985, MAY P VLSI TECHN S
[12]  
KO PK, 1981, DEC IEDM, P600
[13]  
KO PK, 1982, THESIS U CALIFORNIA
[14]   OPTIMUM DESIGN OF N+-N- DOUBLE-DIFFUSED DRAIN MOSFET TO REDUCE HOT-CARRIER EMISSION [J].
KOYANAGI, M ;
KANEKO, H ;
SHIMIZU, S .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (03) :562-570
[15]   AN ANALYTIC MODEL TO ESTIMATE THE AVALANCHE BREAKDOWN VOLTAGE IMPROVEMENT FOR LDD DEVICES [J].
LAI, FS .
SOLID-STATE ELECTRONICS, 1985, 28 (10) :959-965
[16]   AN ANALYTICAL ONE-DIMENSIONAL MODEL FOR LIGHTLY DOPED DRAIN (LDD) MOSFET DEVICES [J].
LAI, FSJ ;
SUN, JYC .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (12) :2803-2811
[17]   A THEORETICAL-STUDY OF GATE DRAIN OFFSET IN LDD MOSFETS [J].
LEE, J ;
MAYARAM, K ;
HU, CM .
IEEE ELECTRON DEVICE LETTERS, 1986, 7 (03) :152-154
[18]  
MAYARAM K, 1986, MAY P VLSI TECHN S S, P62
[19]   DESIGN AND CHARACTERISTICS OF THE LIGHTLY DOPED DRAIN-SOURCE (LDD) INSULATED GATE FIELD-EFFECT TRANSISTOR [J].
OGURA, S ;
TSANG, PJ ;
WALKER, WW ;
CRITCHLOW, DL ;
SHEPARD, JF .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (08) :1359-1367
[20]  
PINTO MR, 1984, PISCES 2 POISSON CON
123