ON THE CALCULATION OF OPTIMAL CLOCKING PARAMETERS IN SYNCHRONOUS CIRCUITS WITH LEVEL-SENSITIVE LATCHES

被引：11
|
作者：
DAGENAIS, MR [1 ]
RUMIN, NC [1 ]
机构：
[1] MCGILL UNIV,DEPT ELECT ENGN,MONTREAL H3A 2A7,QUEBEC,CANADA
来源：
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 1989年 / 8卷 / 03期
关键词：
D O I：
10.1109/43.21846
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：268 / 278
页数：11
相关论文
共 12 条
  • [1] Linear timing analysis of SOC synchronous circuits with level-sensitive latches
    Taskin, B
    Kourtev, IS
    15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 358 - 362
  • [2] CRITICAL PATHS IN CIRCUITS WITH LEVEL-SENSITIVE LATCHES
    BURKS, TM
    SAKALLAH, KA
    MUDGE, TN
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (02) : 273 - 291
  • [3] A timing analysis algorithm for circuits with level-sensitive latches
    Lee, JF
    Tang, DT
    Wong, CK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (05) : 535 - 543
  • [4] The retiming of single-phase clocked circuits containing level-sensitive latches
    Saxena, P
    Pan, PC
    Liu, CL
    TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 402 - 407
  • [5] Linearization of the timing analysis and optimization of level-sensitive digital synchronous circuits
    Taskin, B
    Kourtev, IS
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (01) : 12 - 27
  • [6] Advanced timing of level-sensitive sequential circuits
    Taskin, B
    Kourtev, IS
    ICECS 2004: 11th IEEE International Conference on Electronics, Circuits and Systems, 2004, : 603 - 606
  • [7] Convergence-provable statistical timing analysis with level-sensitive latches and feedback loops
    Zhang, Lizheng
    Tsai, Jengliang
    Chen, Weijen
    Hu, Yuhen
    Chen, Charlie Chung-Ping
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 941 - 946
  • [8] MULTI-PHASE ROTARY CLOCK SYNCHRONIZATION OF LEVEL-SENSITIVE CIRCUITS
    Taskin, Baris
    Kourtev, Ivan
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2009, 18 (05) : 899 - 908
  • [9] A discrete syntax for level-sensitive latched circuits having n clocks and m phases
    Jennings, G
    Jennings, E
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (01) : 111 - 126
  • [10] A 0.8-1.2GHz single-phase resonant-clocked FIR filter with level-sensitive latches
    Sathe, Visvesh S.
    Kao, Jerry C.
    Papaefthymiou, Marios C.
    PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 583 - 586
12