A VLSI SYSTOLIC ARCHITECTURE FOR FUZZY CLUSTERING

被引：2
|
作者：
ZAPATA, EL
DOALLO, R
RIVERA, FF
ISMAIL, MA
机构：
[1] UNIV SANTIAGO DE COMPOSTELA,FAC FIS,DEPT ELECTR,SANTIAGO DE COMPOSTELA,SPAIN
[2] UNIV WINDSOR,SCH COMP SCI,WINDSOR N9B 3P4,ONTARIO,CANADA
来源：
MICROPROCESSING AND MICROPROGRAMMING | 1988年 / 24卷 / 1-5期
关键词：
We gratefully acknowledgep artial support of this work by the Spanish Comision \[ntermtniste-rial de Ctencia y Tecnologla under project 0615/84 and by the Canadian Natural Sciences and Engineering Research Council;
D O I：
10.1016/0165-6074(88)90124-X
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
17
引用
收藏
页码：647 / 654
页数：8
相关论文
共 50 条
  • [41] Systolic architecture for transposition-free VLSI implementation of separable 2-D DWT
    Mohanty, Basant K.
    Meher, Pramod K.
    2006 10TH IEEE SINGAPORE INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS, VOLS 1 AND 2, 2006, : 171 - +
  • [42] A Novel Multi Membership Function Based VLSI Architecture of a Fuzzy Inference Processor
    Loan, Sajad A.
    Murshid, Asim M.
    Abbasi, Shuja A.
    Alamoud, Abdul Rahman M.
    INTERNATIONAL JOURNAL OF FUZZY SYSTEMS, 2014, 16 (04) : 468 - 482
  • [43] VLSI modified architecture for reduced symmetric fuzzy singleton set and its applications
    Abdelhafeez, SM
    Starks, S
    APPLICATIONS OF FUZZY LOGIC TECHNOLOGY III, 1996, 2761 : 186 - 195
  • [44] FcVcA: A Fuzzy Clustering-based Vehicular Cloud Architecture
    Arkian, Hamid Reza
    Atani, Reza Ebrahimi
    Kamali, Saman
    2014 7TH INTERNATIONAL WORKSHOP ON COMMUNICATION TECHNOLOGIES FOR VEHICLES (NETS4CARS-FALL), 2014, : 24 - 28
  • [45] A fuzzy clustering neural network architecture for classification of ECG arrhythmias
    Özbay, Y
    Ceylan, R
    Karlik, B
    COMPUTERS IN BIOLOGY AND MEDICINE, 2006, 36 (04) : 376 - 388
  • [46] A TRANSFORMATIONAL MODEL OF VLSI SYSTOLIC DESIGN
    LAM, MS
    MOSTOW, J
    COMPUTER, 1985, 18 (02) : 42 - 52
  • [47] DIGIT SERIAL SYSTOLIC VLSI ARCHITECTURES
    IRWIN, MJ
    OWENS, RM
    SYSTOLIC ARRAY PROCESSORS, 1989, : 215 - 224
  • [48] ON THE DESIGN OF ALGORITHMS FOR VLSI SYSTOLIC ARRAYS
    MOLDOVAN, DI
    PROCEEDINGS OF THE IEEE, 1983, 71 (01) : 113 - 120
  • [49] A ONE GIGAFLOP VLSI SYSTOLIC PROCESSOR
    AVILA, JH
    KUEKES, PJ
    PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1983, 431 : 159 - 165
  • [50] SYSTOLIC AUTOMATA FOR VLSI ON BALANCED TREES
    CULIK, K
    GRUSKA, J
    SALOMAA, A
    ACTA INFORMATICA, 1983, 18 (04) : 335 - 344
12345