A VLSI SYSTOLIC ARCHITECTURE FOR FUZZY CLUSTERING

被引：2

作者：

ZAPATA, EL

DOALLO, R

RIVERA, FF

ISMAIL, MA

机构：

[1] UNIV SANTIAGO DE COMPOSTELA,FAC FIS,DEPT ELECTR,SANTIAGO DE COMPOSTELA,SPAIN

[2] UNIV WINDSOR,SCH COMP SCI,WINDSOR N9B 3P4,ONTARIO,CANADA

来源：

MICROPROCESSING AND MICROPROGRAMMING | 1988年 / 24卷 / 1-5期

关键词：

We gratefully acknowledgep artial support of this work by the Spanish Comision \[ntermtniste-rial de Ctencia y Tecnologla under project 0615/84 and by the Canadian Natural Sciences and Engineering Research Council;

D O I：

10.1016/0165-6074(88)90124-X

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：647 / 654

页数：8

共 50 条

[31] Novel flexible systolic mesh architecture for parallel VLSI implementation of finite digital convolution
Mohanty, B.K.
Meher, P.K.
IETE Journal of Research, 44 (06): : 261 - 266
[32] Novel flexible systolic mesh architecture for parallel VLSI implementation of finite digital convolution
Mohanty, BK
Meher, PK
IETE JOURNAL OF RESEARCH, 1998, 44 (06) : 261 - 266
[33] 3-Dimensional systolic architecture for parallel VLSI implementation of the discrete cosine transform
SKCG Coll, Orissa, India
IEE Proc Circuits Devices Syst, 5 (255-258):
[34] 3-dimensional systolic architecture for parallel VLSI implementation of the discrete cosine transform
Nayak, SS
Meher, PK
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1996, 143 (05): : 255 - 258
[35] VLSI design of an RSA encryption/decryption chip using systolic array based architecture
Sun, Chi-Chia
Lin, Bor-Shing
Jan, Gene Eu
Lin, Jheng-Yi
INTERNATIONAL JOURNAL OF ELECTRONICS, 2016, 103 (09) : 1538 - 1549
[36] A high-speed VLSI fuzzy logic controller with pipeline architecture
Huang, SH
Lai, JY
10TH IEEE INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS, VOLS 1-3: MEETING THE GRAND CHALLENGE: MACHINES THAT SERVE PEOPLE, 2001, : 1054 - 1057
[37] ON THE SPECIFICATION FOR VLSI SYSTOLIC ARRAYS
LIN, F
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1993, E76A (04) : 496 - 506
[38] A VLSI NEUROPROCESSOR FOR IMAGE-RESTORATION USING ANALOG COMPUTING-BASED SYSTOLIC ARCHITECTURE
LEE, JC
SHEU, BJ
CHELLAPPA, R
JOURNAL OF VLSI SIGNAL PROCESSING, 1993, 5 (2-3): : 185 - 199
[39] Efficient systolic architecture for vlsi realization of 2-D hartley-like transform
1600, Acta Press (35):
[40] SIMD-SYSTOLIC ARCHITECTURE AND VLSI CHIP FOR COMPUTING THE DYNAMIC TIME-WARPING ALGORITHM
WU, CM
YAN, MS
INTERNATIONAL JOURNAL OF ELECTRONICS, 1993, 75 (04) : 731 - 741

← 1 2 3 4 5 →