A VLSI SYSTOLIC ARCHITECTURE FOR FUZZY CLUSTERING

被引：2
|
作者：
ZAPATA, EL
DOALLO, R
RIVERA, FF
ISMAIL, MA
机构：
[1] UNIV SANTIAGO DE COMPOSTELA,FAC FIS,DEPT ELECTR,SANTIAGO DE COMPOSTELA,SPAIN
[2] UNIV WINDSOR,SCH COMP SCI,WINDSOR N9B 3P4,ONTARIO,CANADA
来源：
MICROPROCESSING AND MICROPROGRAMMING | 1988年 / 24卷 / 1-5期
关键词：
We gratefully acknowledgep artial support of this work by the Spanish Comision \[ntermtniste-rial de Ctencia y Tecnologla under project 0615/84 and by the Canadian Natural Sciences and Engineering Research Council;
D O I：
10.1016/0165-6074(88)90124-X
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
17
引用
收藏
页码：647 / 654
页数：8
相关论文
共 50 条
  • [1] A VLSI SYSTOLIC ARCHITECTURE FOR PATTERN CLUSTERING
    NI, LM
    JAIN, AK
    IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE, 1985, 7 (01) : 80 - 89
  • [2] VLSI SYSTOLIC ARCHITECTURE FOR PATTERN CLUSTERING.
    Ni, Lionel M.
    Jain, Anil K.
    IEEE Transactions on Pattern Analysis and Machine Intelligence, 1985, PAMI-7 (01) : 80 - 89
  • [3] A serial input VLSI systolic architecture for a clustering analyser
    Lai, MF
    Hsieh, CH
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1998, 84 (03) : 269 - 284
  • [4] A VLSI SYSTOLIC ARCHITECTURE FOR SOLVING DBT-TRANSFORMED FUZZY CLUSTERING PROBLEMS OF ARBITRARY SIZE
    DOALLO, R
    ZAPATA, EL
    PARALLEL COMPUTING, 1990, 13 (03) : 321 - 335
  • [5] A VLSI architecture for fast clustering with Fuzzy ART neural networks
    Granger, E
    Blaquiere, Y
    Savaria, Y
    Cantin, MA
    Lavoie, P
    INTERNATIONAL WORKSHOP ON NEURAL NETWORKS FOR IDENTIFICATION, CONTROL, ROBOTICS, AND SIGNAL/IMAGE PROCESSING - PROCEEDINGS, 1996, : 117 - 125
  • [6] A DBT-BASED VLSI SYSTOLIC ARCHITECTURE FOR HARD SQUARED ERROR CLUSTERING
    ZAPATA, EL
    DOALLO, R
    BARRO, S
    MICROPROCESSING AND MICROPROGRAMMING, 1989, 27 (1-5): : 299 - 305
  • [7] MICSMACS - A VLSI PROGRAMMABLE SYSTOLIC ARCHITECTURE
    FRISON, P
    LAVENIER, D
    LEVERGE, H
    QUINTON, P
    SYSTOLIC ARRAY PROCESSORS, 1989, : 146 - 155
  • [8] Efficient VLSI Architecture for Fuzzy C-Means Clustering in Reconfigurable Hardware
    Li, Hui-Ya
    Yang, Cheng-Tsun
    Hwang, Wen-Jyi
    FCST 2009: PROCEEDINGS OF THE 4TH INTERNATIONAL CONFERENCE ON FRONTIER OF COMPUTER SCIENCE AND TECHNOLOGY, 2009, : 168 - 174
  • [9] FLEXIBLE SYSTOLIC ARCHITECTURE FOR VLSI FIR FILTERS
    WYRZYKOWSKI, R
    OVRAMENKO, S
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1992, 139 (02): : 170 - 172
  • [10] THE INSTRUCTION SYSTOLIC ARRAY - A PARALLEL ARCHITECTURE FOR VLSI
    LANG, HW
    INTEGRATION-THE VLSI JOURNAL, 1986, 4 (01) : 65 - 74
12345