CMOS CIRCUIT OPTIMIZATION

被引：27
|
作者：
KANUMA, A
机构：
来源：
SOLID-STATE ELECTRONICS | 1983年 / 26卷 / 01期
关键词：
D O I：
10.1016/0038-1101(83)90160-0
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：47 / 58
页数：12
相关论文
共 50 条
  • [31] STUDY OF EFFECTIVENESS OF CIRCUIT LEVEL LEAKAGE POWER OPTIMIZATION TECHNIQUES IN DSM CMOS CELLS
    Chaicravarthi, Veena S.
    Prabhavathi, P.
    Sunderrajan, Ramya
    PROCEEDINGS OF THE 2011 3RD INTERNATIONAL CONFERENCE ON SOFTWARE TECHNOLOGY AND ENGINEERING (ICSTE 2011), 2011, : 733 - 738
  • [32] PARAMETRIC YIELD OPTIMIZATION OF CMOS ANALOG CIRCUITS BY QUADRATIC STATISTICAL CIRCUIT PERFORMANCE MODELS
    YU, TK
    KANG, SM
    SACKS, J
    WELCH, WJ
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 1991, 19 (06) : 579 - 592
  • [33] Experimental Investigation of the BDD Optimization Procedure Effect on Combinational CMOS Circuit Energy Consumption
    Bibilo, P. N.
    Leonchik, P. V.
    AUTOMATIC CONTROL AND COMPUTER SCIENCES, 2010, 44 (05) : 302 - 307
  • [34] An Automated Circuit Topology Generation and Optimization Method for CMOS Low-Noise Amplifiers
    Wu, Shuai
    Li, Yubing
    Tan, Tao
    Huang, Zemeng
    Qiao, Jiaze
    Li, Xiuping
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2025,
  • [35] CMOS INITIALIZING PULSE CIRCUIT
    不详
    MEASUREMENT AND CONTROL, 1975, 8 (10): : 400 - 400
  • [36] CMOS circuit latches relays
    Maillet, J. C.
    EDN, 2010, 55 (22) : 40 - +
  • [37] CMOS outlier rejection circuit
    Vlassis, S
    Siskos, S
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 729 - 732
  • [38] CMOS CIRCUIT GUARANTEED TO OSCILLATE
    SPEAROW, C
    EDN, 1989, 34 (10) : 208 - 208
  • [39] RADIATION HARDENED CMOS CIRCUIT
    LONDON, A
    MATTEUCCI, D
    WANG, R
    ELECTRONIC ENGINEERING, 1977, 49 (597): : 75 - &
  • [40] CMOS CIRCUIT ALWAYS OSCILLATES
    MCCLELLAND, WF
    EDN, 1989, 34 (03) : 196 - 196
12345