A CONSTRUCTION METHOD OF HIGH-SPEED DECODERS USING ROMS FOR BOSE-CHAUDHURI-HOCQUENGHEM AND REED-SOLOMON CODES

被引:0
|
作者
OKANO, H [1 ]
IMAI, H [1 ]
机构
[1] YOKOHAMA NATL UNIV,DEPT ELECT & COMP ENGN,YOKOHAMA,KANAGAWA 240,JAPAN
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:1165 / 1171
页数:7
相关论文
共 50 条
  • [41] Three-Parallel Reed-Solomon Decoder Using S-DCME for High-Speed Communications
    Jae Do Lee
    Myung Hoon Sunwoo
    Journal of Signal Processing Systems, 2012, 66 : 15 - 24
  • [42] An area-efficient high-speed reed-solomon decoder in 0.25μm CMOS
    Strollo, AGM
    Petra, N
    De Caro, D
    Napoli, E
    ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2004, : 479 - 482
  • [43] A hybrid FEC method using packet-level convolution and Reed-Solomon codes
    Takahashi, Jun
    Tode, Hideki
    Murakami, Koso
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2006, E89B (08) : 2143 - 2151
  • [44] Multiple channel error-correction algorithms for LCC decoding of Reed-Solomon codes and its high-speed architecture design
    Wang, Lingyu
    Zhang, Wei
    Wang, Yang
    Hu, Yan
    Liu, Yanyan
    IET COMMUNICATIONS, 2017, 11 (09) : 1407 - 1415
  • [45] Erratum to: Three-Parallel Reed-Solomon Decoder Using S-DCME for High-Speed Communications
    Jae Do Lee
    Myung Hoon Sunwoo
    Journal of Signal Processing Systems, 2012, 67 : 331 - 331
  • [46] High-Speed Low-Complexity Reed-Solomon Decoder using Pipelined Berlekamp-Massey Algorithm
    Park, Jeong-In
    Lee, Kihoon
    Choi, Chang-Seok
    Lee, Hanho
    2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 452 - 455
  • [47] Algorithm-based low-power/high-speed Reed-Solomon decoder design
    Raghupathy, Arun
    Liu, K.J.R.
    IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2000, 47 (11): : 1254 - 1270
  • [48] On a high-speed reed-solomon codec architecture for 43 Gb/s optical transmission systems
    Buerner, T
    Dohmen, R
    Zottmann, A
    Saeger, M
    van Wijngaarden, AJ
    2004 24TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, VOLS 1 AND 2, 2004, : 743 - 746
  • [49] Algorithm-based low-power/high-speed Reed-Solomon decoder design
    Raghupathy, A
    Liu, KJR
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2000, 47 (11) : 1254 - 1270
  • [50] High-Speed Reed-Solomon Errors-and-Erasures Decoder Design with Burst Error Correcting
    Yuan, Bo
    Sha, Jin
    Li, Li
    Wang, Zhongfeng
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 485 - +