A FAST SIGNAL ADDER FOR APPLICATIONS WITH CALORIMETERS

被引：1
|
作者：
SEIXAS, JM [1 ]
CALOBA, LP [1 ]
SOUZA, MN [1 ]
机构：
[1] UFRI,EE,COPPE,RIO JANEIRO,BRAZIL
来源：
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT | 1994年 / 350卷 / 1-2期
关键词：
D O I：
10.1016/0168-9002(94)91178-9
中图分类号：
TH7 [仪器、仪表];
学科分类号：
0804 ; 080401 ; 081102 ;
摘要：
An active adder circuit is presented. It is designed to handle fast signals (risetime approximately 1 ns) that have to be linearly combined while good DC stability is to be maintained. This is useful in many fields of application, including calorimeters where the circuit has successfully been used. Experimental results of the adder performance and applications are shown.
引用
收藏
页码：300 / 304
页数：5
相关论文
共 50 条
  • [21] Ultra-Low Power Hybrid Full Adder Circuit for Digital Signal Processing and Biomedical Applications
    Singh, Anil
    Upadhyay, Rahul Mani
    Kumar, Manish
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2020, 15 (3-4): : 295 - 308
  • [22] MICROWAVE SIGNAL ADDER WITH FAILED OSCILLATOR DISCONNECTION
    ENDOVITSKAYA, LG
    KAGANOV, VI
    TELECOMMUNICATIONS AND RADIO ENGINEERING, 1990, 45 (04) : 74 - 77
  • [23] A Novel High Speed MCML Square Root Carry Select Adder for Mixed-Signal Applications
    Gupta, Kirti
    Radhika
    Pandey, Neeta
    Gupta, Maneesha
    2013 INTERNATIONAL CONFERENCE ON MULTIMEDIA, SIGNAL PROCESSING AND COMMUNICATION TECHNOLOGIES (IMPACT), 2013, : 194 - 197
  • [24] HARDWARE IMPLEMENTATION OF ADDER FOR PULSE SIGNAL PROCESSING
    Nallathambi, Gabriel
    Rao, Lei
    Principe, Jose
    2017 IEEE GLOBAL CONFERENCE ON SIGNAL AND INFORMATION PROCESSING (GLOBALSIP 2017), 2017, : 1330 - 1334
  • [25] A new algorithm for the configuration of fast adder trees
    Palacios-Pawlovsky, A
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2000, E83A (12): : 2426 - 2430
  • [26] A Fast FPGA-Based BCD Adder
    Ul Haque, Mubin
    Sworna, Zarrin Tasnim
    Babu, Hafiz Md. Hasan
    Biswas, Ashis Kumer
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2018, 37 (10) : 4384 - 4408
  • [27] A fast binary adder with conditional carry generation
    Lo, JC
    IEEE TRANSACTIONS ON COMPUTERS, 1997, 46 (02) : 248 - 253
  • [28] Fast modular multiplication with carry save adder
    Li, SG
    Zhou, R
    Feng, JH
    Zhou, HG
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 360 - 363
  • [29] FAST TWOS COMPLEMENT VLSI ADDER DESIGN
    DOBSON, JM
    BLAIR, GM
    ELECTRONICS LETTERS, 1995, 31 (20) : 1721 - 1722
  • [30] Fast algorithms for signal subspace estimation with applications to DOA estimation
    Hasan, MA
    Hasan, JAK
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3: ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, : 223 - 226
12345