PRODUCT-SHUFFLE NETWORKS - TOWARD RECONCILING SHUFFLES AND BUTTERFLIES

被引:34
作者
ROSENBERG, AL
机构
[1] Department of Computer and Information Science, University of Massachusetts, Amherst
基金
美国国家科学基金会;
关键词
INTERCONNECTION NETWORK; PARALLEL ARCHITECTURE; NETWORK EMULATION; DIRECT-PRODUCT NETWORK; BUTTERFLY NETWORK; CUBE-CONNECTED CYCLES NETWORK; SHUFFLE-EXCHANGE NETWORK; DEBRUIJN NETWORK;
D O I
10.1016/0166-218X(92)90152-Z
中图分类号
O29 [应用数学];
学科分类号
070104 ;
摘要
We study product-shuffle (PS) net works, which are direct products of de Bruijn networks, as interconnection networks for parallel architectures. PS networks can be viewed as generalizing both butterfly-oriented networks (such as the butterfly and cube-connected cycles networks) and shuffle-oriented networks (such as the de Bruijn and shuffle-exchange networks), in the sense that . PS networks can emulate both butterfly-oriented and shuffle-oriented networks of any size, via emulations that are work preserving, i.e., preserve the processor-time product; . PS networks share many computationally valuable structural features of various butterfly- and shuffle-oriented networks, including pancyclicity, logarithmic diameter, and large complete binary tree subnetworks; . PS networks overcome certain computational deficiencies of butterfly- and shuffle-oriented networks, by containing as subnetworks moderate-size meshes and meshes of trees, networks which butterfly- and shuffle-oriented networks cannot emulate efficiently. Finally, PS networks attain their communication power at modest cost: they are 8-valent, and they enjoy VLSI layouts that consume only modestly more area than the best layouts of like-sized butterfly- and shuffle-oriented networks.
引用
收藏
页码:465 / 488
页数:24
相关论文
共 24 条
[1]   GROUP ACTION GRAPHS AND PARALLEL ARCHITECTURES [J].
ANNEXSTEIN, F ;
BAUMSLAG, M ;
ROSENBERG, AL .
SIAM JOURNAL ON COMPUTING, 1990, 19 (03) :544-569
[2]  
ANNEXSTEIN F, 1990, 3RD SYMPOSIUM ON THE FRONTIERS OF MASSIVELY PARALLEL COMPUTATION, P186, DOI 10.1109/FMPC.1990.89459
[3]  
ANNEXSTEIN F, 1991, MATH SYST THEORY, V24, P233
[4]  
BAUMSLAG M, 1991, 6TH P DISTR MEM COMP, P630
[5]   A FRAMEWORK FOR SOLVING VLSI GRAPH LAYOUT PROBLEMS [J].
BHATT, SN ;
LEIGHTON, FT .
JOURNAL OF COMPUTER AND SYSTEM SCIENCES, 1984, 28 (02) :300-343
[6]  
BHATT SN, IN PRESS J ACM
[7]  
BHATT SN, IN PRESS SIAM J COMP
[8]   GRAY CODES, FAST FOURIER-TRANSFORMS AND HYPERCUBES [J].
CHAMBERLAIN, RM .
PARALLEL COMPUTING, 1988, 6 (02) :225-233
[9]  
De Bruijn N. G., 1946, P KONINKLIJKE NEDERL, V49, P758
[10]  
FELDMANN R, 1990, CUBE CONNECTED CYCLE