INTEGRATED SCHEDULING, ALLOCATION AND MODULE SELECTION FOR DESIGN-SPACE EXPLORATION IN HIGH-LEVEL SYNTHESIS

被引:16
作者
AHMAD, I [1 ]
DHODHI, MK [1 ]
CHEN, CYR [1 ]
机构
[1] SYRACUSE UNIV,DEPT ELECT & COMP ENGN,SYRACUSE,NY 13244
来源
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES | 1995年 / 142卷 / 01期
关键词
COMPUTER-AIDED DESIGN; DESIGN;
D O I
10.1049/ip-cdt:19951516
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
High-level synthesis consists of many interdependent tasks such as scheduling, allocation and binding. To make efficient use of time and area, functional unit allocation must be performed using a library of modules which contains a variety of module types with identical functionality, but different area and delay characteristics. The synthesis technique presented in the paper simultaneously performs scheduling, allocation and module selection, using problem-space genetic algorithm (PSGA) to produce area and performance optimised designs. The PSGA-based system uses an intelligent design-space exploration technique by combining a genetic algorithm with a simple and fast problem-specific heuristic to search a large design space effectively and efficiently. The efficient exploration of design-space is essential to design cost-effective architectures for problems of VLSI/ULSI complexity. The PSGA method offers several advantages such as the versatility, simplicity, objective independence and the computational advantages for problems of large size over other existing techniques. The proposed synthesis system handles multicycle functional units, chaining, conditional constructs, loops and structural pipelining. Experiments on benchmarks show very promising results.
引用
收藏
页码:65 / 71
页数:7
相关论文
共 15 条
[1]  
BALAKRISHNAN M, 1989, 26TH P DES AUT C, P68
[2]  
DHODHI MK, 1992, THESIS LEHIGH U BETH
[3]  
DUTTA R, 1992, 29TH P ACM IEEE DES, P64
[4]  
Goldberg DE, 1989, GENETIC ALGORITHMS S
[5]  
Hafer L. J., 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, VCAD-2, P4, DOI 10.1109/TCAD.1983.1270016
[6]  
HARRIS IG, 1993, 1993 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS : PROCEEDINGS, VOLS 1-4 ( ISCAS 93 ), P1682
[7]  
ISHIKAWA M, 1990, P IEEE INT S CIRCUIT, P1777
[8]  
JAIN R, 1990, P IEEE INT C COMP AI, P212
[9]  
KRISHNAMOORTHY G, 1992, 29TH ACM/IEEE DESIGN AUTOMATION CONFERENCE : PROCEEDINGS, P279
[10]   THE HIGH-LEVEL SYNTHESIS OF DIGITAL-SYSTEMS [J].
MCFARLAND, MC ;
PARKER, AC ;
CAMPOSANO, R .
PROCEEDINGS OF THE IEEE, 1990, 78 (02) :301-318