MODEL CHECKING AND MODULAR VERIFICATION

被引:289
作者
GRUMBERG, O [1 ]
LONG, DE [1 ]
机构
[1] CARNEGIE MELLON UNIV,SCH COMP SCI,PITTSBURGH,PA 15213
来源
ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS | 1994年 / 16卷 / 03期
关键词
ALGORITHMS; DESIGN; LANGUAGES; THEORY; VERIFICATION; COMPUTER-AIDED VERIFICATION; CTL; FORMAL VERIFICATION; MODEL CHECKING; MOORE MACHINES; TEMPORAL LOGICS;
D O I
10.1145/177492.177725
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
We describe a framework for compositional verification of finite-state processes. The framework is based on two ideas: a subset of the logic CTL for which satisfaction is preserved under composition, and a preorder on structures which captures the relation between a component and a system containing the component. Satisfaction of a formula in the logic corresponds to being below a particular structure (a tableau for the formula) in the preorder. We show how to do assume-guarantee-style reasoning within this framework. Additionally, we demonstrate efficient methods for model checking in the logic and for checking the preorder in several special cases. We have implemented a system based on these methods, and we use it to give a compositional verification of a CPU controller.
引用
收藏
页码:843 / 871
页数:29
相关论文
共 31 条
[1]   THE TEMPORAL LOGIC OF BRANCHING TIME [J].
BENARI, M ;
PNUELI, A ;
MANNA, Z .
ACTA INFORMATICA, 1983, 20 (03) :207-226
[2]  
BURCH JR, 1990, 5TH P ANN S LOG COMP
[3]   AUTOMATIC VERIFICATION OF FINITE-STATE CONCURRENT SYSTEMS USING TEMPORAL LOGIC SPECIFICATIONS [J].
CLARKE, EM ;
EMERSON, EA ;
SISTLA, AP .
ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 1986, 8 (02) :244-263
[4]  
CLARKE EM, 1989, 4TH P ANN S LOG COMP
[5]  
CLARKE EM, 1990, 15TH P C TREES ALGEB, V407
[6]  
CLARKE EM, 1981, LECTURE NOTES COMPUT, V131
[7]  
CLARKE EM, 1989, 9TH P INT S COMP HAR
[8]  
CLEAVELAND R, 1990, ACTA INFORM, V27, P725, DOI 10.1007/BF00264284
[9]  
CLEAVELAND R, 1990, 5TH P ANN S LOG COMP
[10]  
CLEAVELAND R, 1989, 1989 P INT WORKSH AU, V407