LOW-POWER MULTIMEDIA RISC

被引：16

作者：

NADEHARA, K ^{[1
]}

KURODA, I ^{[1
]}

DAITO, M ^{[1
]}

NAKAYAMA, T ^{[1
]}

机构：

[1] NEC CORP LTD,ULSI SYST DEV LABS,MIYAMAE KU,KAWASAKI,KANAGAWA 216,JAPAN

来源：

IEEE MICRO | 1995年 / 15卷 / 06期

关键词：

D O I：

10.1109/40.476255

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Battery-powered multimedia systems challenge designers to pack enormous signal-processing power into a low-power chip. The V830 chip achieves this by combining a special instruction set and a fast, 32-bit parallel multiply-adder with internal RAM for quicker memory accesses. This gives the newest entry in the V800 series signal-processing capabilities as fast as the latest fixed-point DSPs.

引用

页码：20 / 29

页数：10

共 12 条

[1]

KURODA I, 1995, 8 P IEEE VLSI SIGNAL, P481

[2]

LAPSLEY P, 1995, MICROPROCESSOR 0508, P11

[3] ACCELERATING MULTIMEDIA WITH ENHANCED MICROPROCESSORS [J].

LEE, RB .

IEEE MICRO, 1995, 15 (02) :22-32

[4]

LINZER E, 1991, P IEEE INT C ASSP TO, P2201

[5]

NADEHARA K, 1995, 8 P IEEE VLSI SIGN P, P51

[6]

NAGAMATSU M, 1995, P IEEE INT SOLID STA, P114

[7]

NAKAYAMA T, 1995, NIKKEI ELECTRONICS, V635, P111

[8]

NARITA S, 1995, P S VLSWI CIRCUITS

[9]

PATTERSON D, 1994, COMPUTER ORG DESIGN

[10]

PHAM D, 1995, IEEE 1995 ISSCC, P180

← 1 2 →