EMBEDDED TOTALLY SELF-CHECKING CHECKERS - A PRACTICAL DESIGN

被引：19

作者：

KUNDU, S ^{[1
]}

REDDY, SM ^{[1
]}

机构：

[1] UNIV IOWA,IOWA CITY,IA 52242

来源：

IEEE DESIGN & TEST OF COMPUTERS | 1990年 / 7卷 / 04期

关键词：

Codes; Symbolic--Error Detection - Computer Systems; Digital--Fault Tolerant Capability - Electronic Circuits; Flip Flop - Logic Circuits; Combinatorial;

D O I：

10.1109/54.57909

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

[No abstract available]

引用

页码：5 / 12

页数：8

共 50 条

[41] A totally self-checking dynamic asynchronous datapath
Yang, JL
Choy, CS
Chan, CF
Pun, KP
PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 27 - 32
[42] SYNTHESIS OF TOTALLY SELF-CHECKING ASYNCHRONOUS AUTOMATA
SAPOZHNIKOV, VV
SAPOZHNIKOV, VV
AUTOMATION AND REMOTE CONTROL, 1979, 40 (01) : 124 - 134
[43] THE DESIGN OF TOTALLY SELF-CHECKING TMR FAULT-TOLERANT SYSTEMS
GAITANIS, N
IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (11) : 1450 - 1454
[44] DESIGN OF TOTALLY SELF-CHECKING CHECK CIRCUITS FOR A CLASS OF UNORDERED CODES
SMITH, JE
JOURNAL OF DESIGN AUTOMATION & FAULT-TOLERANT COMPUTING, 1977, 1 (04): : 321 - 342
[45] Totally Self-Checking Checker Modules Revisited
Balasubramanian, P.
Prasad, K.
53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1230 - 1233
[46] A TOTALLY SELF-CHECKING CHECKER FOR BORDEN CODE
JHA, NK
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (07) : 731 - 736
[47] DESIGN OF MAXIMUM-SPEED SELF-CHECKING M-OUT-OF-N CHECKERS
SAPOZHNIKOV, VV
SAPOZHNIKOV, VV
TSEGLOVSKI, L
AUTOMATION AND REMOTE CONTROL, 1988, 49 (10) : 1364 - 1376
[48] FAST AND EFFICIENT TOTALLY SELF-CHECKING CHECKERS FOR M-OUT-OF-(2M+/-1) CODES
HALATSIS, C
GAITANIS, N
SIGALA, M
IEEE TRANSACTIONS ON COMPUTERS, 1983, 32 (05) : 507 - 511
[49] Modular implementation of efficient self-checking checkers for the Berger code
Pierce, DA
Lala, PK
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 9 (03): : 279 - 294
[50] Design of totally self-checking code-disjoint synchronous sequential circuits
Greblicki, JW
Piestrak, SJ
DEPENDABLE COMPUTING - EDCC-3, 1999, 1667 : 251 - 266

← 1 2 3 4 5 →