共 108 条
[1]
Altera, NIOSII PERF
[2]
Altera, NIOSII
[4]
An architecture simulator for National Semiconductor's Adaptive Processing Architecture (NAPA)
[J].
IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS,
1998,
:271-272
[5]
Atasu K, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P172
[6]
Atasu K, 2007, DES AUT TEST EUROPE, P588
[9]
RISPP: Rotatina instruction set processing platform
[J].
2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2,
2007,
:791-+
[10]
Bauer L, 2011, RUN-TIME ADAPTATION FOR RECONFIGURABLE EMBEDDED PROCESSORS, P1, DOI 10.1007/978-1-4419-7412-9