Ingredients of Adaptability: A Survey of Reconfigurable Processors

被引:23
作者
Chattopadhyay, Anupam [1 ]
机构
[1] Rhein Westfal TH Aachen, MPSoC Architectures, UMIC Res Ctr, Mies van der Rohe Str 15, D-52074 Aachen, Germany
关键词
D O I
10.1155/2013/683615
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
For a design to survive unforeseen physical effects like aging, temperature variation, and/or emergence of new application standards, adaptability needs to be supported. Adaptability, in its complete strength, is present in reconfigurable processors, which makes it an important IP in modern System-on-Chips (SoCs). Reconfigurable processors have risen to prominence as a dominant computing platform across embedded, general-purpose, and high-performance application domains during the last decade. Significant advances have been made in many areas such as, identifying the advantages of reconfigurable platforms, their modeling, implementation flow and finally towards early commercial acceptance. This paper reviews these progresses fromvarious perspectives with particular emphasis on fundamental challenges and their solutions. Empowered with the analysis of past, the future research roadmap is proposed.
引用
收藏
页数:18
相关论文
共 108 条
[1]  
Altera, NIOSII PERF
[2]  
Altera, NIOSII
[3]   Integrated Kernel Partitioning and Scheduling for Coarse-Grained Reconfigurable Arrays [J].
Ansaloni, Giovanni ;
Tanimura, Kazuyuki ;
Pozzi, Laura ;
Dutt, Nikil .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (12) :1803-1816
[4]   An architecture simulator for National Semiconductor's Adaptive Processing Architecture (NAPA) [J].
Arnold, JM .
IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1998, :271-272
[5]  
Atasu K, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P172
[6]  
Atasu K, 2007, DES AUT TEST EUROPE, P588
[7]   PROCESSOR RECONFIGURATION THROUGH INSTRUCTION-SET METAMORPHOSIS [J].
ATHANAS, PM ;
SILVERMAN, HF .
COMPUTER, 1993, 26 (03) :11-18
[8]   Reconfigurable instruction set processors from a hardware/software perspective [J].
Barat, F ;
Lauwereins, R ;
Deconinck, G .
IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 2002, 28 (09) :847-862
[9]   RISPP: Rotatina instruction set processing platform [J].
Bauer, Lars ;
Shafique, Muhammad ;
Kramer, Simon ;
Henkel, Joerg .
2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, :791-+
[10]  
Bauer L, 2011, RUN-TIME ADAPTATION FOR RECONFIGURABLE EMBEDDED PROCESSORS, P1, DOI 10.1007/978-1-4419-7412-9