共 50 条
- [42] Buffered Interconnects in 3D IC Layout Design PROCEEDINGS OF THE 18TH ACM/IEEE SYSTEM LEVEL INTERCONNECT PREDICTION 2016 WORKSHOP (SLIP '16), 2016,
- [43] CMOS layout and bias optimization for RF IC design applications 1997 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS I-III: HIGH FREQUENCIES IN HIGH PLACES, 1997, : 945 - 948
- [44] SOLVING LAYOUT ISSUES IN MIXED-SIGNAL IC DESIGN ELECTRONIC ENGINEERING, 1995, 67 (825): : S60 - S63
- [45] IC TOOLSET PROVIDES COMPLETE DESIGN-TO-LAYOUT SOLUTIONS COMPUTER DESIGN, 1989, 28 (19): : 101 - 101
- [46] Adjacent Common Centroid Placement for Analog IC Layout Design 2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 619 - 622
- [47] IC layout and manufacturability: Critical links and design flow implications TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 100 - 105
- [48] Custom design of facility layouts for multiproduct facilities using layout modules IEEE TRANSACTIONS ON ROBOTICS AND AUTOMATION, 2000, 16 (03): : 259 - 267
- [49] Fast turnaround of a structured custom IC design using advanced design tools and methodology HEWLETT-PACKARD JOURNAL, 1997, 48 (02): : 104 - 107
- [50] SUPER MINI CUTS MONTHS FROM CUSTOM IC DESIGN PROCESS RESEARCH & DEVELOPMENT, 1984, 26 (12): : 89 - &