SPECIALTY SRAM COMBINES BEST OF DUAL-PORT SRAMS AND FIFOS

被引：0
|
作者：
CHILD, J
机构：
来源：
COMPUTER DESIGN | 1993年 / 32卷 / 06期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：34 / +
页数：1
相关论文
共 50 条
  • [1] FPGA family combines fast logic and dual-port SRAM
    EDN, 15 (14):
  • [2] MULTIPROCESSOR SYSTEMS POWER DEMAND FOR DUAL-PORT SRAMS
    MARRIN, K
    COMPUTER DESIGN, 1986, 25 (11): : 23 - 24
  • [3] Efficient tests for realistic faults in dual-port SRAMs
    Hamdioui, S
    van de Goor, AJ
    IEEE TRANSACTIONS ON COMPUTERS, 2002, 51 (05) : 460 - 473
  • [4] Low power dual-port CMOS SRAM macro design
    Microelectronics Center, Sch. of Elec. and Electron. Eng., Nanyang Technological University, Singapore 639798, Singapore
    Electron Lett, 15 (1354-1356):
  • [5] Low power dual-port CMOS SRAM macro design
    Wang, H
    Liu, PC
    Lau, KT
    ELECTRONICS LETTERS, 1996, 32 (15) : 1354 - 1356
  • [6] Dynamic Stability in Minimum Operating Voltage Vmin for Single-port and Dual-port SRAMs
    Tsukamoto, Y.
    Kida, T.
    Yamaki, T.
    Ishii, Y.
    Nii, K.
    Tanaka, K.
    Tanaka, S.
    Kihara, Y.
    2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2011,
  • [7] TFET/CMOS Hybrid Pseudo Dual-Port SRAM for Scratchpad Applications
    Gupta, N.
    Makosiej, A.
    Thomas, O.
    Amara, A.
    Vladimirescu, A.
    Anghel, C.
    2015 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2015, : 209 - 212
  • [8] Configurable in-memory computing architecture based on dual-port SRAM
    Zhao, Yue
    Liu, Yunlong
    Zheng, Jian
    Tong, Zhongzhen
    Wang, Xin
    Yu, Runru
    Wu, Xiulong
    Zhou, Yongliang
    Peng, Chunyu
    Lu, Wenjuan
    Zhao, Qiang
    Lin, Zhiting
    MICROELECTRONICS JOURNAL, 2024, 147
  • [9] Area-Efficient CFET Dual-port SRAM with Backside Interconnect
    Abdi, D.
    Brunion, M.
    Garcia-Redondo, F.
    Weckx, P.
    Boemmels, J.
    Verschueren, L.
    Farokhnejad, A.
    Garcia-Bardon, M.
    Hellings, G.
    Ryckaert, J.
    2024 50TH IEEE EUROPEAN SOLID-STATE ELECTRONICS RESEARCH CONFERENCE, ESSERC 2024, 2024, : 21 - 24
  • [10] Low-power dual-port asynchronous CMOS SRAM design techniques
    Soon-Hwei, Tan
    Poh-Yee, Loh
    Sulaiman, Mohd-Shahiman
    Yusoff, Zubaida
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2007, 37 (02): : 87 - 93
12345