A 32-BIT RISC CPU IMPLEMENTED IN GAAS

被引：0

作者：

GEIDEMAN, WA ^{[1
]}

NIEDERLAND, RA ^{[1
]}

HARRINGTON, DL ^{[1
]}

机构：

[1] MCDONNELL DOUGLAS ELECTR SYST CO,HUNTINGTON BEACH,CA 92647

来源：

MICROPROCESSING AND MICROPROGRAMMING | 1990年 / 30卷 / 1-5期

关键词：

D O I：

10.1016/0165-6074(90)90229-3

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes the architecture, design and performance of a 32-bit RISC microprocessor chip implemented using enhancement mode junction field effect transistor (JFET) technology in GaAs. The chip operated at a maximum speed in excess of 80 MHz with one instruction per cycle. © 1989.

引用

页码：127 / 133

页数：7

共 50 条

[41] CHIP SET WITH 32-BIT CPU BOLSTERS WORK STATION
BURSKY, D
TYLER, C
ELECTRONIC DESIGN, 1982, 30 (26) : 32 - 34
[42] 32-BIT CMOS CPU CHIP ACTS LIKE A MAINFRAME
BARON, M
IACOBOVICI, S
ELECTRONIC DESIGN, 1987, 35 (09) : 95 - &
[43] 32-BIT CHIP COMBINES CPU AND LAN/WAN FUNCTIONS
CHILD, J
COMPUTER DESIGN, 1993, 32 (06): : 114 - 115
[44] 32-BIT CPU WORKS WITH 4-GBYTE ADDRESS
BURSKY, D
ELECTRONIC DESIGN, 1983, 31 (15) : 42 - 43
[45] Code-efficient 21-MIPS/20-MHz RISC CPU mixes 16-bit and 32-bit commands
不详
ELECTRONIC DESIGN, 1997, 45 (20) : 62 - 63
[46] Bit by 32-bit
Martin, Norman
Chilton's Automotive Industries, 1993, 173 (04):
[47] ODALRISC: A Small, Low Power, and Configurable 32-bit RISC Processor
Lee, Imyong
Lee, Dongwook
Choi, Kiyoung
ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 666 - 667
[48] PIRANHA BREAKS RISC MOLD WITH 16-/32-BIT CONTROLLERS
不详
COMPUTER DESIGN, 1994, 33 (13): : 82 - 82
[49] Implementation of a 32-bit MIPS Based RISC Processor using Cadence
Topiwala, Mohit N.
Saraswathi, N.
2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, : 979 - 983
[50] Design and Implementation of 32-bit MIPS-Based RISC Processor
Patra, Sumit
Kumar, Sunil
Verma, Swati
Kumar, Arvind
ADVANCES IN VLSI, COMMUNICATION, AND SIGNAL PROCESSING, 2020, 587 : 747 - 757

← 1 2 3 4 5 →