LSI YIELD PROJECTIONS BASED UPON TEST PATTERN RESULTS - APPLICATION TO MULTILEVEL METAL STRUCTURES

被引:10
作者
TURLEY, AP [1 ]
HERMAN, DS [1 ]
机构
[1] WESTINGHOUSE ELECT CORP,ADV TECHNOL LABS,BALTIMORE,MD 21203
来源
IEEE TRANSACTIONS ON PARTS HYBRIDS AND PACKAGING | 1974年 / PH10卷 / 04期
关键词
D O I
10.1109/TPHP.1974.1134868
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:230 / 234
页数:5
相关论文
共 5 条
[1]  
GUPTA A, 1974, IEEE J SOLID STATE C, VSC 9, P96
[2]   COST-SIZE OPTIMA OF MONOLITHIC INTEGRATED CIRCUITS [J].
MURPHY, BT .
PROCEEDINGS OF THE IEEE, 1964, 52 (12) :1537-&
[3]  
STAPPER CH, 1973, IEEE T ELECTRON DEVI, VED20, P655
[4]   PROCESSES FOR MULTILEVEL METALLIZATION [J].
VOSSEN, JL ;
SCHNABLE, GL ;
KERN, W .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY, 1974, 11 (01) :60-70
[5]  
WARNER RN, 1974, IEEE J SOLID STATE C, VSC 9, P86