PERFORMANCE-DRIVEN SPACING ALGORITHMS USING ATTRACTIVE AND REPULSIVE CONSTRAINTS FOR SUBMICRON LSIS

被引:10
作者
ONOZAWA, A [1 ]
CHAUDHARY, K [1 ]
KUH, ES [1 ]
机构
[1] UNIV CALIF BERKELEY, DEPT ELECT ENGN & COMP SCI, BERKELEY, CA 94720 USA
基金
美国国家科学基金会;
关键词
D O I
10.1109/43.387731
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes one-dimensional spacing algorithms that minimize [maximize] the degree of separation [proximity] among the specified elements of a given integrated circuit layout, Number of problems on chip and MCM systems such as poor performance, higher crosstalk, lower yield etc, are related to the degree of separation [proximity]. The proposed algorithms utilize the attractive [repulsive] constraints to shrink [expand] the distances among the specified elements while keeping the layout free of any design rule errors, The spacing problem is reduced to a parametric linear programming problem and a network simplex algorithm is proposed for solving it, The proposed algorithms are implemented into a system called PERFECT for performance enhancement and crosstalk reduction, Given a routed design, PERFECT minimizes delay due to the coupled capacitance, which could contribute as much as 50-75% to the interconnect delay in near future, PERFECT utilizes the repulsive constraints between interconnect segments for the purpose, The experimental results show a significant delay improvement and the crosstalk reduction for submicron technologies.
引用
收藏
页码:707 / 719
页数:13
相关论文
共 33 条
[1]  
Ahuja R. K., 1993, NETWORK FLOWS THEORY
[2]  
Bakoglu H. B., 1990, CIRCUITS INTERCONNEC
[3]  
BOYER DG, 1992, 29TH ACM/IEEE DESIGN AUTOMATION CONFERENCE : PROCEEDINGS, P318
[4]  
CHEN HH, 1992, 1992 P CUST INT CIRC
[5]  
CHOUDHURY U, 1990, P INT C COMPUTER AID, P198
[6]  
Dunlop A., 1984, 21ST P DES AUT C, DOI 10.1109/dac.1984.1585786
[7]  
FELLER A, 1965, FAL AFIPS C P JOINT, V27, P511
[8]   A GENERALIZED-APPROACH TO ROUTING MIXED ANALOG AND DIGITAL SIGNAL NETS IN A CHANNEL [J].
GYURCSIK, RS ;
JEEN, JC .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (02) :436-442
[9]   TIMING ANALYSIS OF COMPUTER HARDWARE [J].
HITCHCOCK, RB ;
SMITH, GL ;
CHENG, DD .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1982, 26 (01) :100-105
[10]  
HSUEH MY, 1979, M7980 U CAL DEP UCB