A MODEL FOR CONDUCTION IN FLOATING-GATE EEPROMS

被引:14
|
作者
JOLLY, RD
GRINOLDS, HR
GROTH, R
机构
[1] GEN COMP,CAMBRIDGE,MA 02142
[2] HEWLETT PACKARD LABS,PALO ALTO,CA 94304
关键词
D O I
10.1109/T-ED.1984.21605
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:767 / 772
页数:6
相关论文
共 50 条
  • [1] MODEL FOR CONDUCTION IN FLOATING-GATE EEPROM'S.
    Jolly, Richard D.
    Grinolds, Hugh R.
    Groth, Roy
    IEEE Transactions on Electron Devices, 1984, ED-31 (06) : 767 - 772
  • [2] MNOS/floating-gate charge coupled devices for high density EEPROMS: A new concept
    Lahiri, SK
    PHYSICS OF SEMICONDUCTOR DEVICES, VOLS 1 AND 2, 1998, 3316 : 951 - 956
  • [3] Using soft secondary electron programming to reduce drain disturb in floating-gate NOR flash EEPROMs
    Kumar, PB
    Nair, DR
    Mahapatra, S
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2006, 6 (01) : 81 - 86
  • [4] Hierarchical Constrained Coding for Floating-Gate to Floating-Gate Coupling Mitigation in Flash Memory
    Motwani, Ravi
    2011 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE (GLOBECOM 2011), 2011,
  • [5] A simulation model for floating-gate MOS synapse transistors
    Rahimi, K
    Diorio, C
    Hernandez, C
    Brockhausen, MD
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 532 - 535
  • [6] PLASMA FLOATING GATE ETCH PROCESSES FOR EEPROMS
    CHANG, PC
    HU, J
    CHERN, GC
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1988, 135 (03) : C128 - C128
  • [7] REVERSIBLE FLOATING-GATE MEMORY
    CARD, HC
    WORRALL, AG
    JOURNAL OF APPLIED PHYSICS, 1973, 44 (05) : 2326 - 2330
  • [8] A floating-gate DAC array
    Serrano, G
    Hasler, P
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 357 - 360
  • [9] FLOATING-GATE CURRENT SENSOR
    KUB, FJ
    LIN, HC
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (11) : 2383 - 2383
  • [10] An autozeroing floating-gate amplifier
    Hasler, P
    Minch, BA
    Diorio, C
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2001, 48 (01): : 74 - 82