Testing content addressable memories with physical fault models

被引:0
|
作者
Ma Lin [1 ,2 ]
Yang Xu [1 ]
Zhong Shiqiang [1 ]
Chen Yunji [1 ]
机构
[1] Chinese Acad Sci, Inst Comp Technol, Beijing 100190, Peoples R China
[2] Chinese Acad Sci, Grad Univ, Beijing 100049, Peoples R China
基金
中国国家自然科学基金; 国家高技术研究发展计划(863计划); 北京市自然科学基金;
关键词
content addressable memory; test algorithm; physical fault model;
D O I
10.1088/1674-4926/30/8/085001
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
Content addressable memory (CAM) is widely used and its tests mostly use functional fault models. However, functional fault models cannot describe some physical faults exactly. This paper introduces physical fault models for write-only CAM. Two test algorithms which can cover 100% targeted physical faults are also proposed. The algorithm for a CAM module with N-bit match output signal needs only 2N+ 2L+ 4 comparison operations and 5N writing operations, where N is the number of words and L is the word length. The algorithm for a HIT-signal-only CAM module uses 2N+ 2L+ 5 comparison operations and 8N writing operations. Compared to previous work, the proposed algorithms can test more physical faults with a few more operations. An experiment on a test chip shows the effectiveness and efficiency of the proposed physical fault models and algorithms.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] Testing content addressable memories with physical fault models附视频
    马麟
    杨旭
    钟石强
    陈云霁
    半导体学报, 2009, (08) : 109 - 115
  • [2] Fault modeling and testing of content-addressable memories
    Al-Assadi, W.K., 1600, IEEE, Los Alamitos, CA, United States
  • [3] Path-Delay Fault testing in Embedded Content Addressable Memories
    Manikandan, P.
    Larsen, Bjorn B.
    Aas, Einar J.
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 519 - 524
  • [4] Testing content-addressable memories using functional fault models and march-like algorithms
    Lin, KJ
    Wu, CW
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (05) : 577 - 588
  • [5] METHODOLOGIES FOR TESTING EMBEDDED CONTENT ADDRESSABLE MEMORIES
    MAZUMDER, P
    PATEL, JH
    FUCHS, WK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (01) : 11 - 20
  • [6] Functional testing of content-addressable memories
    Lin, KJ
    Wu, CW
    1998 INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING - PROCEEDINGS, 1998, : 70 - 75
  • [7] Testing and diagnosing embedded content addressable memories
    Li, JF
    Tzeng, RS
    Wu, CW
    20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 389 - 394
  • [8] Generic BIST Architecture for Testing of Content Addressable Memories
    Grigoryan, H.
    Harutyunyan, G.
    Shoukourian, S.
    Vardanian, V.
    Zorian, Y.
    2011 IEEE 17TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2011,
  • [9] Testing and Diagnosis Methodologies for Embedded Content Addressable Memories
    Jin-Fu Li
    Ruey-Shing Tzeng
    Cheng-Wen Wu
    Journal of Electronic Testing, 2003, 19 : 207 - 215
  • [10] Testing and diagnosis methodologies for embedded content addressable memories
    Li, JF
    Tzeng, RS
    Wu, CW
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2003, 19 (02): : 207 - 215