BELOW 10 PS/GATE OPERATION WITH BURIED P-LAYER SAINT FETS

被引:41
作者
YAMASAKI, K
KATO, N
HIRAYAMA, M
机构
关键词
D O I
10.1049/el:19840703
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:1029 / 1031
页数:3
相关论文
共 6 条
[1]  
MATSUMOTO K, 1984, 42ND IEEE DEV RES C
[2]  
NAKAMURA H, 1984, 16TH P C SOL STAT DE, P395
[3]  
OHMORI M, 1984, 11TH INT S GALL ARS
[4]   SELF-ALIGN IMPLANTATION FOR N+-LAYER TECHNOLOGY (SAINT) FOR HIGH-SPEED GAAS ICS [J].
YAMASAKI, K ;
ASAI, K ;
MIZUTANI, T ;
KURUMADA, K .
ELECTRONICS LETTERS, 1982, 18 (03) :119-121
[5]  
YAMASAKI K, 1982, 1982 IEDM, P166
[6]  
YAMASAKI K, 1983, NATIONAL C RECORD SE, P67