Operating Systemfor Runtime Reconfigurable Multiprocessor Systems

被引:7
作者
Goehringer, Diana [1 ]
Huebner, Michael [2 ]
Zeutebouo, Etienne Nguepi [1 ]
Becker, Juergen [2 ]
机构
[1] Fraunhofer IOSB, Object Recognit Dept, D-76275 Ettlingen, Germany
[2] Karlsruhe Inst Technol, ITIV, D-76128 Karlsruhe, Germany
关键词
Computer hardware - Copyrights - Dynamic models - Fault tolerance - Field programmable gate arrays (FPGA) - Hardware - Multiprocessing systems - Natural resources management - Network-on-chip - Resource allocation - Scheduling;
D O I
10.1155/2011/121353
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Operating systems traditionally handle the task scheduling of one or more application instances on processor-like hardware architectures. RAMPSoC, a novel runtime adaptive multiprocessor System-on-Chip, exploits the dynamic reconfiguration on FPGAs to generate, start and terminate hardware and software tasks. The hardware tasks have to be transferred to the reconfigurable hardware via a configuration access port. The software tasks can be loaded into the local memory of the respective IP core either via the configuration access port or via the on-chip communication infrastructure (e.g. a Network-on-Chip). Recent-series of Xilinx FPGAs, such as Virtex-5, provide two Internal Configuration Access Ports, which cannot be accessed simultaneously. To prevent conflicts, the access to these ports as well as the hardware resource management needs to be controlled, e.g. by a special-purpose operating system running on an embedded processor. For that purpose and to handle the relations between temporally and spatially scheduled operations, the novel approach of an operating system is of high importance. This special purpose operating system, called CAP-OS (Configuration Access Port-Operating System), which will be presented in this paper, supports the clients using the configuration port with the services of priority-based access scheduling, hardware task mapping and resource management.
引用
收藏
页数:16
相关论文
共 22 条
[1]  
[Anonymous], 2006, XILKERNEL V3 00 A ED
[2]  
[Anonymous], 2007, EMBEDDED SYSTEM TOOL
[3]  
[Anonymous], 2009, VIRTEX 4 FPGA CONFIG
[4]  
[Anonymous], 2007, POWERPC PROCESSOR RE
[5]  
[Anonymous], 2007, DS449
[6]  
Blazewicz J., 2001, SCHEDULING COMPUTER
[7]  
Claus C., 2008, P INT C FIELD PROGR
[8]  
Dittmann F, 2007, DES AUT TEST EUROPE, P123
[9]   An Overview of Reconfigurable Hardware in Embedded Systems [J].
Garcia, Philip ;
Compton, Katherine ;
Schulte, Michael ;
Blem, Emily ;
Fu, Wenyin .
EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2006, (01) :1-19
[10]   A Design Methodology for Application Partitioning and Architecture Development of Reconfigurable Multiprocessor Systems-on-Chip [J].
Goehringer, Diana ;
Huebner, Michael ;
Benz, Michael ;
Becker, Juergen .
2010 18TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2010), 2010, :259-262