The Mechanical Verification of a DPLL-Based Satisfiability Solver

被引:17
|
作者
Shankar, Natarajan [1 ]
Vaucher, Marc [2 ]
机构
[1] SRI Int, Comp Sci Lab, Menlo Pk, CA 94025 USA
[2] Ecole Polytech, Palaiseau, France
基金
美国国家科学基金会;
关键词
SAT solver; backlumping; predicate subtype; dependent type; PVS;
D O I
10.1016/j.entcs.2011.03.002
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Recent years have witnessed dramatic improvements in the capabilities of propositional satisfiability procedures or SAT solvers. The speedups are the result of numerous optimizations including conflict-directed backjumping. We use the Prototype Verification System (PVS) to verify a satisfiability procedure based on the Davis-Putnam-Logemann-Loveland (DPLL) scheme that features these optimizations. This exercise is a step toward the verification of an efficient implementation of the satisfiability procedure. Our verification of a SAT solver is part of a larger program of research to provide a secure foundation for inference using a verified reference kernel that contains a verified SAT solver. Our verification exploits predicate subtypes and dependent types in PVS to capture the specification and the key invariants.
引用
收藏
页码:3 / 17
页数:15
相关论文
共 50 条
  • [1] A DPLL-based calculus for ground satisfiability modulo theories
    Tinelli, C
    LOGICS IN ARTIFICIAL INTELLIGENCE 8TH, 2002, 2424 : 308 - 319
  • [2] A DPLL-based High-Concurrent SAT Solver with FPGA
    Yu, Lvying
    Zuo, Yi
    Li, Caihong
    He, Anping
    2ND INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING, INFORMATION SCIENCE AND INTERNET TECHNOLOGY, CII 2017, 2017, : 118 - 123
  • [3] Foundations of a DPLL-Based Solver for Fuzzy Answer Set Programs
    Uhliarik, Ivor
    COMPUTATIONAL INTELLIGENCE, IJCCI 2017, 2019, 829 : 99 - 117
  • [4] Technical Foundations of a DPLL-Based SAT Solver for Propositional Godel Logic
    Guller, Dusan
    IEEE TRANSACTIONS ON FUZZY SYSTEMS, 2018, 26 (01) : 84 - 100
  • [5] On finding minimal-models using DPLL-based SAT solver
    Shikada, Norihide
    Taniguchi, Kiyonori
    Hasegawa, Ryuzo
    Fujita, Hiroshi
    Koshimura, Miyuki
    Research Reports on Information Science and Electrical Engineering of Kyushu University, 2007, 12 (02): : 81 - 86
  • [6] Arithmetic reasoning in DPLL-based SAT solving
    Wedler, M
    Stoffel, D
    Kunz, W
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 30 - 35
  • [7] EHSAT: An efficient RTL satisfiability solver using an extended DPLL procedure
    Deng, Shujun
    Bian, Jinian
    Wu, Weimin
    Yang, Xiaoqing
    Zhao, Yanni
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 588 - +
  • [8] DPLL-Based VRO of Time-to-Digital Converter
    Liu, Jen-Chieh
    Chen, Yan-Xun
    IEEE SOLID-STATE CIRCUITS LETTERS, 2023, 6 : 45 - 48
  • [9] A Novel Approach to Combine a SLS- and a DPLL-Solver for the Satisfiability Problem
    Balint, Adrian
    Henn, Michael
    Gableske, Oliver
    THEORY AND APPLICATIONS OF SATISFIABILITY TESTING - SAT 2009, PROCEEDINGS, 2009, 5584 : 284 - 297
  • [10] Generalizing DPLL and satisfiability for equalities
    Badban, Bahareh
    van de Pol, Jaco
    Tveretina, Olga
    Zantema, Hans
    INFORMATION AND COMPUTATION, 2007, 205 (08) : 1188 - 1211