Towards a Design Space Exploration Methodology for System-on-Chip

被引：0

作者：

Chariete, A. ^{[1
]}

Bakhouya, M. ^{[2
]}

Gaber, J. ^{[1
]}

Wack, M. ^{[1
]}

机构：

[1] Univ Technol Belfort Montbeliard, Rue Thierry Mieg, F-90010 Belfort, France

[2] Int Univ Rabat, Sala El Jadida 11100, Morocco

来源：

CYBERNETICS AND INFORMATION TECHNOLOGIES | 2014年 / 14卷 / 01期

关键词：

System-on-Chip; On-chip interconnect; simulation; performance evaluation; design-space exploration;

D O I：

10.2478/cait-2014-0008

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper provides an overview of a design space exploration methodology for customizing or tuning a candidate OCI architecture, given a resources budget and independent of a particular application traffic pattern. Three main approaches are introduced. The first approach allows customizing the OnChip Interconnect by adding strategic long-rang links, while the second consists in customizing the buffer sizes at each switch according to the traffic. The third approach uses a feedback control-based mechanism for dynamic congestion avoidance. Some results are presented to shed more light on the usefulness of these approaches for System-on-Chip design.

引用

页码：101 / 111

页数：11

共 50 条

[31] A Design Space Exploration Method for on-Chip Memory System Based on Task Scheduling
Meng, Hongyu
Meng, Hongli
Ding, Pengfei
Wang, Mingxuan
Wang, Donglin
PROCEEDINGS OF 2018 IEEE 9TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND SERVICE SCIENCE (ICSESS), 2018, : 912 - 915
[32] A UML for a multiprocessor system-on-chip
Bique, Stephen
WMSCI 2006: 10TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL IV, PROCEEDINGS, 2006, : 218 - 223
[33] System architecting and system-on-chip design of intelligent sensor networks for active volcanoes
Fang, Wai-Chi
Kedar, Sharon
2008 2ND ANNUAL IEEE SYSTEMS CONFERENCE, 2008, : 30 - +
[34] A METHODOLOGY FOR SUPPORTING SYSTEM-LEVEL DESIGN SPACE EXPLORATION AT HIGHER LEVELS OF ABSTRACTION
Dedic, Joze
Finc, Matjaz
Trost, Andrej
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2008, 17 (04) : 703 - 727
[35] FPGA-based many-core System-on-Chip design
Baklouti, M.
Marquet, Ph.
Dekeyser, J. L.
Abid, M.
MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (4-5) : 302 - 312
[36] Design Space Exploration Based Methodology for Residue Number System Digital Filters Implementation
Cardarilli, Gian Carlo
Di Nunzio, Luca
Fazzolari, Rocco
Nannarelli, Alberto
Petricca, Massimo
Re, Marco
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2022, 10 (01) : 186 - 198
[37] Toward Design of Advanced System-on-Chip Architecture for Mobile Computing Devices
BenSaleh, Mohammed S.
Qasim, Syed Manzoor
Obeid, Abdulfattah M.
MOBILE, SECURE, AND PROGRAMMABLE NETWORKING, 2019, 11557 : 88 - 95
[38] A Distributed Functional Verification Environment for the Design of System-on-Chip in Heterogeneous Architectures
Silva, Thiago W. B.
Morais, Daniel C.
Andrade, Halamo G. R.
Nunes, Felipe C. A.
Kurt Melcher, Elmar Uwe
Nogueira Lima, Antonio Marcus
Brito, Alisson, V
2018 31ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), 2018,
[39] Design and analysis of power integrity in deep submicron system-on-chip circuits
Zheng, LR
Tenhunen, H
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2002, 30 (01) : 15 - 29
[40] Efficient power analysis approach and its application to system-on-chip design
Durrani, Yaseer Arafat
Riesgo, Teresa
MICROPROCESSORS AND MICROSYSTEMS, 2016, 46 : 11 - 20

← 1 2 3 4 5 →