Towards a Design Space Exploration Methodology for System-on-Chip

被引:0
作者
Chariete, A. [1 ]
Bakhouya, M. [2 ]
Gaber, J. [1 ]
Wack, M. [1 ]
机构
[1] Univ Technol Belfort Montbeliard, Rue Thierry Mieg, F-90010 Belfort, France
[2] Int Univ Rabat, Sala El Jadida 11100, Morocco
关键词
System-on-Chip; On-chip interconnect; simulation; performance evaluation; design-space exploration;
D O I
10.2478/cait-2014-0008
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper provides an overview of a design space exploration methodology for customizing or tuning a candidate OCI architecture, given a resources budget and independent of a particular application traffic pattern. Three main approaches are introduced. The first approach allows customizing the OnChip Interconnect by adding strategic long-rang links, while the second consists in customizing the buffer sizes at each switch according to the traffic. The third approach uses a feedback control-based mechanism for dynamic congestion avoidance. Some results are presented to shed more light on the usefulness of these approaches for System-on-Chip design.
引用
收藏
页码:101 / 111
页数:11
相关论文
共 18 条
  • [1] Bakhouya M, 2012, EMBED MULTI-COR SYST, P1
  • [2] Bakhouya M., 2012, 2012 International Conference on High Performance Computing & Simulation (HPCS 2012), P281, DOI 10.1109/HPCSim.2012.6266925
  • [3] Bakhouya M., 2011, 2011 9th IEEE/ACS International Conference on Computer Systems and Applications (AICCSA), P263, DOI 10.1109/AICCSA.2011.6126621
  • [4] Performance evaluation and design tradeoffs of on-chip interconnect architectures
    Bakhouya, M.
    Suboh, S.
    Gaber, J.
    El-Ghazawi, T.
    Niar, S.
    [J]. SIMULATION MODELLING PRACTICE AND THEORY, 2011, 19 (06) : 1496 - 1505
  • [5] Bakhouya M., 3 ACM IEEE INT S NET, P74
  • [6] Networks on chips: A new SoC paradigm
    Benini, L
    De Micheli, G
    [J]. COMPUTER, 2002, 35 (01) : 70 - +
  • [7] Chariete A., 2013, 2013 International Conference on High Performance Computing & Simulation (HPCS), P224, DOI 10.1109/HPCSim.2013.6641418
  • [8] Chariete A., 2013, FRACNOC FRACTAL CHIP
  • [9] Chariete A., 2013, ACCEPTED REVISION CO
  • [10] Chariete A., 2012, APPROACH CUSTOMIZING, P288