THE OFFSET VOLTAGE OF HETEROJUNCTION BIPOLAR-TRANSISTORS USING 2-DIMENSIONAL NUMERICAL-SIMULATION WITH CURRENT BOUNDARY-CONDITION

被引：8
作者：
LIOU, LL
EBEL, J
HUANG, CI
机构：
[1] Solid State Electronics Directorate, Wright Laboratory, OH, Wright-Patterson Air Force Base
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1992年 / 39卷 / 03期
关键词：
D O I：
10.1109/16.123506
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The offset voltage of an emitter-mesa AlGaAs/GaAs heterojunction bipolar transistor was obtained from the transistor's current-voltage characteristics calculated using a two-dimensional numerical simulation with a current boundary condition at the base contact. The results show that the offset voltage strongly depends on the position of the emitter-base p-n junction and on the width of the emitter mesa.
引用
收藏
页码：742 / 745
页数：4
相关论文
共 12 条
[1]   COLLECTOR-EMITTER OFFSET VOLTAGE IN ALGAAS/GAAS HETEROJUNCTION BIPOLAR-TRANSISTORS [J].
CHAND, N ;
FISCHER, R ;
MORKOC, H .
APPLIED PHYSICS LETTERS, 1985, 47 (03) :313-315
[2]  
CHANG MF, 1991, COMMUNICATIN
[3]  
CHENEY ME, 1991, COMMUNICATIN
[4]   IMPROVED CURRENT GAIN AND FT THROUGH DOPING PROFILE SELECTION IN LINEARLY GRADED HETEROJUNCTION BIPOLAR-TRANSISTORS [J].
HAFIZI, ME ;
CROWELL, CR ;
PAWLOWICZ, LM ;
KIM, ME .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (08) :1779-1788
[5]   THE DC CHARACTERISTICS OF GAAS/ALGAAS HETEROJUNCTION BIPOLAR-TRANSISTORS WITH APPLICATION TO DEVICE MODELING [J].
HAFIZI, ME ;
CROWELL, CR ;
GRUPEN, ME .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (10) :2121-2129
[6]   OPTIMUM EMITTER GRADING FOR HETEROJUNCTION BIPOLAR-TRANSISTORS [J].
HAYES, JR ;
CAPASSO, F ;
MALIK, RJ ;
GOSSARD, AC ;
WIEGMANN, W .
APPLIED PHYSICS LETTERS, 1983, 43 (10) :949-951
[7]   ORIGIN OF HIGH OFFSET VOLTAGE IN AN ALGAAS/GAAS HETEROJUNCTION BIPOLAR-TRANSISTOR [J].
LEE, SC ;
KAU, JN ;
LIN, HH .
APPLIED PHYSICS LETTERS, 1984, 45 (10) :1114-1116
[8]   USING CONSTANT BASE CURRENT AS A BOUNDARY-CONDITION FOR ONE-DIMENSIONAL ALGAAS/GAAS HETEROJUNCTION BIPOLAR-TRANSISTOR SIMULATION [J].
LIOU, LL ;
HUANG, CI .
ELECTRONICS LETTERS, 1990, 26 (18) :1501-1503
[9]  
LIOU LL, 1991, 7 P NASECODE BOULD, P241
[10]   COLLECTOR-EMITTER OFFSET VOLTAGE IN HETEROJUNCTION BIPOLAR-TRANSISTORS [J].
MAZHARI, B ;
GAO, GB ;
MORKOC, H .
SOLID-STATE ELECTRONICS, 1991, 34 (03) :315-321
12