A BILATERAL LOGIC CIRCUIT UTILIZING TRANSMISSION TIME DELAY OF SIGNALS

被引：0
|
作者：
YAJIMA, S
IBARAKI, T
KUBOTA, K
机构：
来源：
ELECTRONICS & COMMUNICATIONS IN JAPAN | 1966年 / 49卷 / 12期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：102 / &
相关论文
共 50 条
  • [31] Clock Jitter Correction Circuit for High Speed Clock Signals Using Delay Units and Time Selection Window
    Al-Alem, Yazan
    Shubair, Raed M.
    Kishk, Ahmed
    2016 16TH MEDITERRANEAN MICROWAVE SYMPOSIUM (MMS), 2016,
  • [32] TRANSISTOR REGULATED TIME DELAY CIRCUIT.
    Romanov, S.I.
    Instruments and experimental techniques New York, 1982, 25 (4 pt 2): : 920 - 921
  • [33] An Epidemic Model with a Time Delay in Transmission
    Q. J. A. Khan
    E. V. Krishnan
    Applications of Mathematics, 2003, 48 (3) : 193 - 203
  • [34] A WIDE RANGE LINEAR TIME DELAY CIRCUIT
    RAKOVICH, BD
    TESIC, SL
    ELECTRONIC ENGINEERING, 1970, 42 (506): : 57 - +
  • [35] A PROTECTIVE TIME DELAY CIRCUIT FOR A THYRATRON RELAY
    CROSS, SH
    JOURNAL OF SCIENTIFIC INSTRUMENTS, 1953, 30 (11): : 434 - 435
  • [36] Heteroclinic orbits in Chen circuit with time delay
    Ren, Hai Peng
    Li, Wen Chao
    COMMUNICATIONS IN NONLINEAR SCIENCE AND NUMERICAL SIMULATION, 2010, 15 (10) : 3058 - 3066
  • [37] TIME-DELAY CIRCUIT FOR SCR CONTROL
    AROCKIAS.R
    DORAIPAN.S
    ELECTRONIC ENGINEERING, 1974, 46 (556): : 14 - &
  • [38] Synthesis of Negative Group Delay Time Circuit
    Choi, Heungjae
    Song, Kyungju
    Kim, Chul Dong
    Jeong, Yongchae
    APMC: 2008 ASIA PACIFIC MICROWAVE CONFERENCE (APMC 2008), VOLS 1-5, 2008, : 1578 - 1581
  • [39] TRANSISTOR REGULATED TIME-DELAY CIRCUIT
    ROMANOV, SI
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1982, 25 (04) : 920 - 922
  • [40] Design of clocked transmission gate adiabatic logic circuit and SRAM
    Wang, Peng-Jun
    Yu, Jun-Jun
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2006, 34 (02): : 301 - 305
12345