A HIGH-SPEED SENSING SCHEME FOR 1T DYNAMIC RAMS UTILIZING THE CLAMPED BIT-LINE SENSE AMPLIFIER

被引：14

作者：

BLALOCK, TN ^{[1
]}

JAEGER, RC ^{[1
]}

机构：

[1] AUBURN UNIV,DEPT ELECT ENGN,ALABAMA MICROELECTR SCI & TECHNOL TR,AUBURN,AL 36849

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1992年 / 27卷 / 04期

关键词：

D O I：

10.1109/4.126552

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A clamped-bit-line sense amplifier (CBLSA) capable of very high-speed operation in one-transistor (1T) DRAM applications has been developed. Results from an experimental test chip demonstrate that the speed of the new circuit is insensitive to bit-line capacitance. Circuit speed is also found to be insensitive to initial bit-line difference voltage. The CBLSA maintains a low-impedance fixed potential on the bit lines during sensing, virtually eliminating sensitivity to inter-bit-line noise coupling and minimizing power supply bounce during sensing. The new sense amplifier operates at higher speeds than conventional circuits and still dissipates less power.

引用

页码：618 / 625

页数：8

共 40 条

[21] An ultra-high-density high-speed loadless four-transistor SRAM macro with a dual-layered twisted bit-line and a triple-well shield
Noda, K
Matsui, K
Ito, S
Masuoka, S
Kawamoto, H
Ikezawa, N
Takeda, K
Aimoto, Y
Nakamura, N
Toyoshima, H
Iwasaki, T
Horiuchi, T
PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 283 - 286
[22] Robotic Contour Tracing with High-Speed Vision and Force-Torque Sensing based on Dynamic Compensation Scheme
Huang, Shouren
Niklas, Bergstroem
Yamakawa, Yuji
Senoo, Taku
Ishikawa, Masatoshi
IFAC PAPERSONLINE, 2017, 50 (01): : 4616 - 4622
[23] A 0.9-V 1T1C SBT-based embedded nonvolatile FeRAM with a reference voltage scheme and multilayer shielded bit-line structure
Yamaoka, K
Iwanari, S
Murakuki, Y
Hirano, H
Sakagami, M
Nakakuma, T
Miki, T
Gohou, Y
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (01) : 286 - 292
[24] Programmable and automatically-adjustable sense-amplifier activation scheme and multi-reset address-driven decoding scheme for high-speed reusable SRAM core
Suzuki, T
Nakahara, S
Iwahashi, S
Higeta, K
Kanetani, K
Nambu, H
Yoshida, M
Yamaguchi, K
2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2002, : 44 - 45
[25] A Low-Power High-Speed 16T 1-Bit Hybrid Full Adder
Agrawal, Priya
Raghuvanshi, D. K.
Gupta, M. K.
2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 348 - 352
[26] Partially depleted SONOs FinFET for unified RAM (URAM) - Unified function for high-speed 1T DRAM and nonvolatile memory
Han, Jin-Woo
Ryu, Seong-Wan
Kim, Chung-Jin
Kim, Sungho
Im, Maesoon
Choi, Sung Jin
Kim, Jin Soo
Kim, Kwang Hee
Lee, Gi Sung
Oh, Jae Sub
Song, Myeong Ho
Park, Yun Chang
Kim, Jeoung Woo
Choi, Yang-Kyu
IEEE ELECTRON DEVICE LETTERS, 2008, 29 (07) : 781 - 783
[27] A 28nm 36kb High Speed 6T SRAM with Source Follower PMOS Read and Bit-Line Under-Drive
Hong, Chi-Hao
Chiu, Yi-Wei
Zhao, Jun-Kai
Jou, Shyh-Jye
Wang, Wen-Tai
Lee, Reed
2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2549 - 2552
[28] A 50-MU-A STANDBY 1MX1/256KX4 CMOS DRAM WITH HIGH-SPEED SENSE AMPLIFIER
FUJII, S
SAITO, S
OKADA, Y
SATO, M
SAWADA, S
SHINOZAKI, S
NATORI, K
OZAWA, O
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (05) : 643 - 648
[29] 1 GHz 64-bit high-speed comparator using ANT dynamic logic with two-phase clocking
Wang, CC
Wu, CF
Tsai, KC
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1998, 145 (06): : 433 - 436
[30] A 0.7 V Single-Supply SRAM With 0.495 μm2 Cell in 65 nm Technology Utilizing Self-Write-Back Sense Amplifier and Cascaded Bit Line Scheme
Kushida, Keiichi
Suzuki, Azuma
Fukano, Gou
Kawasumi, Atsushi
Hirabayashi, Osamu
Takeyama, Yasuhisa
Sasaki, Takahiko
Katayama, Akira
Fujimura, Yuki
Yabe, Tomoaki
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (04) : 1192 - 1198

← 1 2 3 4 →