Comparison of On-chip Communications in Zynq-7000 All Programmable Systems-on-Chip

被引：43

作者：

Silva, Joao ^{[1
]}

Sklyarov, Valery ^{[2
]}

Skliarova, Iouliia ^{[2
]}

机构：

[1] Univ Aveiro, Telecommun Inst, P-3810193 Aveiro, Portugal

[2] Univ Aveiro, DETI, IEETA, P-3810193 Aveiro, Portugal

来源：

IEEE EMBEDDED SYSTEMS LETTERS | 2015年 / 7卷 / 01期

关键词：

All programmable systems-on-chip; communication overheads; high-performance ports; processing system; programmable logic;

D O I：

10.1109/LES.2015.2399656

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This letter analyses and compares on-chip interfaces for hardware/software communications in the Zynq-7000 all programmable systems-on-chip. Many experiments were carried out to evaluate the exchange of data between the processing system and the programmable logic through general-purpose and high-performance ports; the experiments were conducted for both standalone and Linux applications. The results enable the most effective interfaces for specific types of data to be identified and the effectiveness of Zynq-based hardware accelerators to be assessed.

引用

页码：31 / 34

页数：4

共 12 条

[1]

Avnet Inc., 2014, ZEDBOARD ZYNQTM EV D

[2] High Communication Throughput and Low Scan Cycle Time with Multi/Many-Core Programmable Logic Controllers [J].

Canedo, Arquimedes ;

Ludwig, Hartmut ;

Al Faruque, Mohammad Abdullah .

IEEE EMBEDDED SYSTEMS LETTERS, 2014, 6 (02) :21-24

[3] Optimization of Processor-to-Hardware Module Communications on Spaceborne Hybrid FPGA-based Architectures [J].

Cristo, Alejandro ;

Fisher, Kevin ;

Gualtieri, Anthony J. ;

Perez, Rosa M. ;

Martinez, Pablo .

IEEE EMBEDDED SYSTEMS LETTERS, 2013, 5 (04) :77-80

[4] Bandwidth-Sensitivity-Aware Arbitration for FPGAs [J].

Hao, Lu ;

Stitt, Greg .

IEEE EMBEDDED SYSTEMS LETTERS, 2012, 4 (03) :73-76

[5] Virtualized Execution and Management of Hardware Tasks on a Hybrid ARM-FPGA Platform [J].

Jain, Abhishek Kumar ;

Khoa Dang Pham ;

Cui, Jin ;

Fahmy, Suhaib A. ;

Maskell, Douglas L. .

JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2014, 77 (1-2) :61-76

[6]

Sadri M., 2013, 10 FPGAWORLD C COP D

[7]

Santarini M., 2013, XCELL J, V83, P8

[8]

Sklyarov V., 2014, HARDWARE SOFTWARE CO

[9] High-performance implementation of regular and easily scalable sorting networks on an FPGA [J].

Sklyarov, Valery ;

Skliarova, Iouliia .

MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (05) :470-484

[10]

Xilinx Inc., 2014, STAND V 4 1 UG647

← 1 2 →