CASCADABLE CLOCKED PULSE DELAY LENGTHEN CIRCUIT

被引：0
|
作者：
TURNER, P
机构：
来源：
ELECTRONICS WORLD & WIRELESS WORLD | 1990年 / 96卷 / 1648期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：142 / 142
页数：1
相关论文
共 50 条
  • [1] A new CFOA-based negative group delay cascadable circuit
    Muhammad Taher Abuelma’atti
    Zainulabideen Jamal Khalifa
    Analog Integrated Circuits and Signal Processing, 2018, 95 : 351 - 355
  • [2] A new CFOA-based negative group delay cascadable circuit
    Abuelma'atti, Muhammad Taher
    Khalifa, Zainulabideen Jamal
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2018, 95 (02) : 351 - 355
  • [3] New Tunable CFOA-Based Positive Group Delay Cascadable Circuit
    Abuelma'atti, Muhammad Taher
    Al-Absi, Munir A.
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2020, 15 (3-4): : 205 - 213
  • [4] ADJUSTABLE PULSE DELAY CIRCUIT
    TAYLOR, EF
    ELECTRONIC ENGINEERING, 1975, 47 (567): : 25 - 25
  • [5] A PULSE DELAY-CIRCUIT
    不详
    ELECTRONIC ENGINEERING, 1982, 54 (669): : 33 - 33
  • [6] Delay estimation and measurement circuit for a high-speed CMOS clocked comparator
    Cron, L.
    Laugier, P.
    Ferreira, P. Maris
    dos Santos, Filipe Vinci
    Benabes, Philippe
    2017 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2017,
  • [7] A SIMPLE PULSE DELAY-CIRCUIT
    NORTH, TF
    ELECTRONIC ENGINEERING, 1983, 55 (678): : 26 - 26
  • [8] PULSE DELAY CIRCUIT SUITABLE FOR TRIGGERING THYRISTORS
    CHEUNG, WN
    ELECTRONIC ENGINEERING, 1969, 41 (492): : 211 - &
  • [9] PULSE DELAY-CIRCUIT - A DIGITAL SOLUTION
    JARMAN, HN
    ELECTRONIC ENGINEERING, 1983, 55 (676): : 34 - 34
  • [10] A NOVEL PULSE DELAY-CIRCUIT FOR CONVERTER CONTROL
    ANJANEYULU, PB
    DUBEY, GK
    PRABHU, SS
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1981, 50 (06) : 477 - 484
12345