共 17 条
[1]
A power and performance model for network-on-chip architectures
[J].
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS,
2004,
:1250-1255
[2]
System level power modeling and simulation of high-end industrial network-on-chip
[J].
DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION,
2004,
:318-323
[4]
NoCEE : Energy macro-model extraction methodology for network on chip routers
[J].
ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS,
2005,
:254-259
[5]
Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
[6]
De Micheli G., 2002, P DATE, P2
[8]
Architectural-Level Prediction of Interconnect Wirelength and Fanout
[J].
2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009),
2009,
:53-56
[9]
Kahng Andrew B., 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P241, DOI 10.1109/ASPDAC.2010.5419887
[10]
Kahng AB, 2009, DES AUT TEST EUROPE, P423