共 50 条
- [21] A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip 1995 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE RECORD, VOLS 1-3, 1996, : 289 - 291
- [23] Variation tolerant high resolution and low latency time-to-digital converter ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, : 194 - +
- [25] A High Resolution Time-to-Digital Converter Utilizing Coupled Oscillator, ORIGAMI 2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 192 - 195
- [26] A high-resolution flash time-to-digital converter and calibration scheme INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS, 2004, : 1148 - 1157
- [27] A high-resolution and fast-conversion time-to-digital converter PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 37 - 40
- [28] A calibration technique for a high-resolution flash time-to-digital converter 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 253 - 256
- [30] Successive Approximation Time-to-Digital Converter with Vernier-level Resolution PROCEEDINGS OF THE 2016 IEEE 21ST INTERNATIONAL MIXED-SIGNALS TEST WORKSHOP (IMSTW), 2016,