共 50 条
[41]
Frequency Tracking Performance Using a Hyperbolic Digital-Phase Locked Loop for Ka-Band Communication in Rain Fading Channels
[J].
PERSONAL SATELLITE SERVICES,
2009, 15
:94-102
[42]
A 8.125-15.625 Gb/s SerDes Using a Sub-Sampling Ring-Oscillator Phase-Locked Loop
[J].
2014 IEEE PROCEEDINGS OF THE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC),
2014,
[44]
Combined Effect of Loop Delay and Reference Clock Jitter in First-Order Digital Bang-Bang Phase-Locked Loops
[J].
ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5,
2009,
:2393-2396
[45]
Chip Design of a 24 GHz Band Low-Power Phase-Locked Loop Using an Injection Frequency Divider Circuit and Integrated system for Biomedical Application
[J].
2014 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE, ELECTRONICS AND ELECTRICAL ENGINEERING (ISEEE), VOLS 1-3,
2014,
:2075-2079
[46]
DIGITAL FREQUENCY-LOCKED LOOP WITH WIDE LOCK-IN RANGE AND LOW FREQUENCY ERROR BASED ON MULTI-PHASE CLOCK
[J].
International Journal of Innovative Computing, Information and Control,
2022, 18 (06)
:1979-1988
[49]
Modeling of Reference Injection based Low-Power All-Digital Phase-Locked Loop for Bluetooth Low-Energy Applications in LabVIEW
[J].
15TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD 2018),
2018,
:281-283