WIDE-BAND PHASE-LOCKED LOOP SYNTHESIZER USING LINEAR FREQUENCY VARIATION DIRECT DIGITAL SYNTHESIZER AS REFERENCE OSCILLATOR

被引:0
作者
ITOH, K
IIDA, A
KANAGAWA, Y
机构
[1] MITSUBISHI ELECTR CORP,MICROWAVE SYST LABS,KAMAKURA,KANAGAWA 247,JAPAN
[2] MITSUBISHI ELECTR CORP,COMMUN EQUIPMENT WORKS,AMAGASAKI,HYOGO 661,JAPAN
来源
ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS | 1995年 / 78卷 / 09期
关键词
SPREAD SPECTRUM; SYNTHESIZER; DDS; PLL; LOCK-IN RANGE; MICROWAVE;
D O I
10.1002/ecja.4410780908
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A wideband phase-locked loop (PLL) synthesizer is proposed in which a linear frequency variation direct digital synthesizer (LFDDS) is used as a reference oscillator and a frequency variation band can be widened up to the full tunable range of voltage controlled oscillator (VCO) by frequency hopping within the lock-in range of PLL. A theoretical study is made and experimental results ale explained. At first, assuming continuous frequency variation of LFDDS, transient behavior of frequency difference between two input signals of phase comparator of PLL is determined. Next, the condition for frequency variation speed of LFDDS is derived so that phase locking can be obtained using the maximum value of this frequency difference. Then the quantized frequency variation of LFDDS is assumed, transient behavior of the frequency difference is determined, and its difference from the continuous variation is clarified. A 6-GHz band PLL synthesizer is fabricated, and the theory's validity is confirmed through experiments. Using LFDDS, a frequency setting time for a PLL synthesizer increases less than 10 percent for five times wider operation bandwidth. Performing experiments in 6-GHz band, we obtained an operation bandwidth of 23 percent and so frequency hopping can be performed. Moreover, a frequency setting time of 50 mu s and spurious level of -55 dBc were obtained.
引用
收藏
页码:79 / 90
页数:12
相关论文
共 50 条
[41]   Frequency Tracking Performance Using a Hyperbolic Digital-Phase Locked Loop for Ka-Band Communication in Rain Fading Channels [J].
Sithamparanathan, Kandeepan ;
Piesiewicz, Radoslaw .
PERSONAL SATELLITE SERVICES, 2009, 15 :94-102
[42]   A 8.125-15.625 Gb/s SerDes Using a Sub-Sampling Ring-Oscillator Phase-Locked Loop [J].
Vamvakos, Socrates D. ;
Boecker, Charles ;
Groen, Eric ;
Wang, Alvin ;
Desai, Shaishav ;
Irwin, Scott ;
Rao, Vithal ;
Bottelli, Aldo ;
Chen, Jawji ;
Chen, Xiaole ;
Choudhary, Prashant ;
Hsieh, Kuo-Chiang ;
Jennings, Paul ;
Lin, Haidang ;
Pechiu, Dan ;
Rao, Chethan ;
Yeung, Jason .
2014 IEEE PROCEEDINGS OF THE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2014,
[43]   A Low-Jitter Ring-Oscillator Phase-Locked Loop Using Feedforward Noise Cancellation With a Sub-Sampling Phase Detector [J].
Nagam, Shravan S. ;
Kinget, Peter R. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (03) :703-714
[44]   Combined Effect of Loop Delay and Reference Clock Jitter in First-Order Digital Bang-Bang Phase-Locked Loops [J].
Tertinek, Stefan ;
Feely, Orla .
ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, :2393-2396
[45]   Chip Design of a 24 GHz Band Low-Power Phase-Locked Loop Using an Injection Frequency Divider Circuit and Integrated system for Biomedical Application [J].
Huang, Jhin-Fang ;
Lai, Wen-Cheng ;
Hsu, Chien-Ming .
2014 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE, ELECTRONICS AND ELECTRICAL ENGINEERING (ISEEE), VOLS 1-3, 2014, :2075-2079
[46]   DIGITAL FREQUENCY-LOCKED LOOP WITH WIDE LOCK-IN RANGE AND LOW FREQUENCY ERROR BASED ON MULTI-PHASE CLOCK [J].
Yahara M. ;
Fujimoto K. ;
Nishiguchi D. ;
Harada Y. ;
Fukuhara M. .
International Journal of Innovative Computing, Information and Control, 2022, 18 (06) :1979-1988
[47]   A wide range ultra-low power Phase-Locked Loop with automatic frequency setting in 130 nm CMOS technology for data serialisation [J].
Firlej, M. ;
Fiutowski, T. ;
Idzik, M. ;
Moron, J. ;
Swientek, K. .
JOURNAL OF INSTRUMENTATION, 2015, 10
[48]   A 10.6-mW 26.4-GHz Dual-Loop Type-II Phase-Locked Loop Using Dynamic Frequency Detector and Phase Detector [J].
Yang, Zunsong ;
Chen, Yong ;
Yang, Shiheng ;
Mak, Pui-In ;
Martins, Rui P. .
IEEE ACCESS, 2020, 8 :2222-2232
[49]   Modeling of Reference Injection based Low-Power All-Digital Phase-Locked Loop for Bluetooth Low-Energy Applications in LabVIEW [J].
Rehman, Muhammad Riaz Ur ;
Ahmad, Nabeel ;
Ali, Hnran ;
Oh, Seong-Jin ;
Hejaz, Arash ;
Lee, Kang-Yoon .
15TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD 2018), 2018, :281-283
[50]   Design of a digitally controlled oscillator for a Delta-Sigma phase-locked loop in a 0.13 µm CMOS-processEntwurf eines digital steuerbaren Oszillators für eine Delta-Sigma Phase-Locked Loop in einem 0,13-μm-CMOS-Prozess [J].
H. Unterassinger ;
M. Flatscher ;
Th. Herndl ;
J. Jongsma ;
W. Pribyl .
e & i Elektrotechnik und Informationstechnik, 2010, 127 (4) :86-90