共 50 条
[22]
Fractional-N frequency synthesizer design at the transfer function level using a direct closed loop realization algorithm
[J].
40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003,
2003,
:526-531
[23]
A Low-Jitter All-Digital Phase-Locked Loop Using a Suppressive Digital Loop Filter
[J].
2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM,
2009,
:158-161
[25]
A Radiation-Hardened-By-Design Phase-Locked Loop Using Feedback Voltage Controlled Oscillator
[J].
PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015),
2015,
:103-106
[28]
All digital dividing ratio changeable type phase-locked loop with a wide lock-in range
[J].
ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS,
2005, 88 (02)
:41-49