WIDE-BAND PHASE-LOCKED LOOP SYNTHESIZER USING LINEAR FREQUENCY VARIATION DIRECT DIGITAL SYNTHESIZER AS REFERENCE OSCILLATOR

被引:0
作者
ITOH, K
IIDA, A
KANAGAWA, Y
机构
[1] MITSUBISHI ELECTR CORP,MICROWAVE SYST LABS,KAMAKURA,KANAGAWA 247,JAPAN
[2] MITSUBISHI ELECTR CORP,COMMUN EQUIPMENT WORKS,AMAGASAKI,HYOGO 661,JAPAN
来源
ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS | 1995年 / 78卷 / 09期
关键词
SPREAD SPECTRUM; SYNTHESIZER; DDS; PLL; LOCK-IN RANGE; MICROWAVE;
D O I
10.1002/ecja.4410780908
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A wideband phase-locked loop (PLL) synthesizer is proposed in which a linear frequency variation direct digital synthesizer (LFDDS) is used as a reference oscillator and a frequency variation band can be widened up to the full tunable range of voltage controlled oscillator (VCO) by frequency hopping within the lock-in range of PLL. A theoretical study is made and experimental results ale explained. At first, assuming continuous frequency variation of LFDDS, transient behavior of frequency difference between two input signals of phase comparator of PLL is determined. Next, the condition for frequency variation speed of LFDDS is derived so that phase locking can be obtained using the maximum value of this frequency difference. Then the quantized frequency variation of LFDDS is assumed, transient behavior of the frequency difference is determined, and its difference from the continuous variation is clarified. A 6-GHz band PLL synthesizer is fabricated, and the theory's validity is confirmed through experiments. Using LFDDS, a frequency setting time for a PLL synthesizer increases less than 10 percent for five times wider operation bandwidth. Performing experiments in 6-GHz band, we obtained an operation bandwidth of 23 percent and so frequency hopping can be performed. Moreover, a frequency setting time of 50 mu s and spurious level of -55 dBc were obtained.
引用
收藏
页码:79 / 90
页数:12
相关论文
共 50 条
[21]   A Noise Reconfigurable All-Digital Phase-Locked Loop Using a Switched Capacitor-Based Frequency-Locked Loop and a Noise Detector [J].
Jang, Taekwang ;
Jeong, Seokhyeon ;
Jeon, Dongsuk ;
Choo, Kyojin David ;
Sylvester, Dennis ;
Blaauw, David .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (01) :50-65
[22]   Fractional-N frequency synthesizer design at the transfer function level using a direct closed loop realization algorithm [J].
Lau, CY ;
Perrott, MH .
40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, :526-531
[23]   A Low-Jitter All-Digital Phase-Locked Loop Using a Suppressive Digital Loop Filter [J].
Hsu, Hsuan-Jung ;
Huang, Shi-Yu .
2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, :158-161
[24]   A 78.8-84 GHz Phase Locked Loop Synthesizer for a W-Band Frequency-Hopping FMCW Radar Transceiver in 65 nm CMOS [J].
Van-Son Trinh ;
Hyohyun Nam ;
Song, Jeong-Moon ;
Park, Jung-Dong .
SENSORS, 2022, 22 (10)
[25]   A Radiation-Hardened-By-Design Phase-Locked Loop Using Feedback Voltage Controlled Oscillator [J].
Jung, Seok Min ;
Roveda, Janet Meiling .
PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, :103-106
[26]   A 630 MHz, 76 mW direct digital frequency synthesizer using enhanced ROM compression technique [J].
Giuseppe Maria Strollo, Antonio ;
De Caro, Davide ;
Petra, Nicola .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (02) :350-360
[27]   A V-Band Phase-Locked Loop with a Novel Phase-Frequency Detector in 65 nm CMOS [J].
Abbas, Waseem ;
Mehmood, Zubair ;
Seo, Munkyo .
ELECTRONICS, 2020, 9 (09) :1-12
[28]   All digital dividing ratio changeable type phase-locked loop with a wide lock-in range [J].
Yahara, M ;
Sasaki, H ;
Fujimoto, K ;
Sasaki, H .
ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS, 2005, 88 (02) :41-49
[29]   A Phase-Locked Loop With Injection-Locked Frequency Multiplier in 0.18-μm CMOS for V-Band Applications [J].
Wu, Chung-Yu ;
Chen, Min-Chiao ;
Lo, Yi-Kai .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2009, 57 (07) :1629-1636
[30]   Fractional-N phase-locked loop for split and direct automatic frequency control in A-GPS [J].
Park, Chester Sungchung ;
Park, Sungkyung .
INTERNATIONAL JOURNAL OF ELECTRONICS, 2018, 105 (07) :1200-1216