PROGRAMMABLE VARIABLE-RATE UP DOWN COUNTER FOR GENERATING BINARY LOGARITHMS

被引：2

作者：

LO, HY

LU, JH

AOKI, Y

机构：

来源：

IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES | 1984年 / 131卷 / 04期

关键词：

D O I：

10.1049/ip-e.1984.0023

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：125 / 131

页数：7

共 11 条

[1] MULTIPLICATION USING LOGARITHMS IMPLEMENTED WITH READ-ONLY MEMORY [J].

BRUBAKER, TA ;

BECKER, JC .

IEEE TRANSACTIONS ON COMPUTERS, 1975, 24 (08) :761-765

[2] COMPUTATION OF BASE 2 LOGARITHM OF BINARY NUMBERS [J].

COMBET, M ;

VANZONNE.H ;

VERBEEK, L .

IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1965, EC14 (06) :863-&

[3] GENERATION OF PRODUCTS AND QUOTIENTS USING APPROXIMATE BINARY LOGARITHMS FOR DIGITAL FILTERING APPLICATIONS [J].

HALL, EL ;

LYNCH, DD ;

DWYER, SJ .

IEEE TRANSACTIONS ON COMPUTERS, 1970, C 19 (02) :97-&

[4]

Hildebrand F. B., 1974, INTRO NUMERICAL ANAL

[5] SIMPLE DESIGN FOR A DIGITAL PROGRAMMABLE FREQUENCY-MULTIPLIER [J].

LO, HY ;

LU, JH .

INTERNATIONAL JOURNAL OF ELECTRONICS, 1979, 46 (05) :535-542

[6]

LO HY, 1978, COMPUT DES, V17, P147

[7] BINARY LOGARITHMS FOR COMPUTING INTEGRAL AND NON-INTEGRAL ROOTS AND POWERS [J].

LO, HY .

INTERNATIONAL JOURNAL OF ELECTRONICS, 1976, 40 (04) :357-364

[8]

LO HY, 1978, J ELECTR ENG, V21, P19

[9] NEW ALGORITHMS FOR APPROXIMATE EVALUATION IN HARDWARE OF BINARY LOGARITHMS AND ELEMENTARY FUNCTIONS [J].

MARINO, D .

IEEE TRANSACTIONS ON COMPUTERS, 1972, C 21 (12) :1416-1421

[10]

Mitchell J. N., 1962, IRE T ELECT COMPUT, V11, P512, DOI DOI 10.1109/TEC.1962.5219391

← 1 2 →