A LOW-POWER 12-B ANALOG-TO-DIGITAL CONVERTER WITH ON-CHIP PRECISION TRIMMING

被引:0
作者
DEWIT, M
TAN, KS
HESTER, RK
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The design and performance of a 12-b charge redistribution analog-to-digital converter (ADC) is described. The architecture is chosen to minimize power dissipation. Die area is minimized by a modified self-calibration algorithm and non-volatile memory based on polysilicon fuses. The ADC is fabricated in a I-mum CMOS process. It converts at a 200-kHz rate with a power dissipation of 10 mW.
引用
收藏
页码:795 / 801
页数:7
相关论文
empty
未找到相关数据