TEMPERATURE EFFECTS ON ELECTRON TRAP GENERATION AND OCCUPATION IN SIO2

被引:8
|
作者
AVNI, E
LOEV, L
SHAPPIR, J
机构
关键词
D O I
10.1063/1.340988
中图分类号
O59 [应用物理学];
学科分类号
摘要
引用
收藏
页码:2700 / 2703
页数:4
相关论文
共 50 条
  • [41] ELECTRON-TUNNELING IN SIO2
    AVRON, M
    SHATZKES, M
    DISTEFANO, H
    CADOFF, IB
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1978, 125 (03) : C125 - C125
  • [42] Pseudocrystallization of SiO2 and superhardness effects of AIN/SiO2 nanomultilayers
    Zhao, Wenji
    Kong, Ming
    Wu, Ying
    Li, Geyang
    JOURNAL OF APPLIED PHYSICS, 2008, 103 (04)
  • [43] SPUTTERING EFFECTS IN SI, SIO2 AND THE SI/SIO2 INTERFACE
    DOWNEY, SW
    EMERSON, AB
    SURFACE AND INTERFACE ANALYSIS, 1993, 20 (01) : 53 - 59
  • [44] GENERATION OF SIO2 INTERFACE STATES AT LOW-TEMPERATURE WITH IONIZING IRRADIATION
    BLUZER, N
    AFFINITO, D
    BLAHA, FC
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1981, 28 (06) : 4074 - 4079
  • [45] Temperature and SiO2/4H-SiC interface trap effects on the electrical characteristics of low breakdown voltage MOSFETs
    Bencherif, H.
    Dehimi, L.
    Pezzimenti, F.
    Della Corte, F. G.
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2019, 125 (05):
  • [46] Temperature and SiO2/4H-SiC interface trap effects on the electrical characteristics of low breakdown voltage MOSFETs
    H. Bencherif
    L. Dehimi
    F. Pezzimenti
    F. G. Della Corte
    Applied Physics A, 2019, 125
  • [47] Effects of N Incorporation on Electron Traps at SiO2/SiC Interfaces
    Basile, A. F.
    Dhar, S.
    Williams, J. R.
    Feldman, L. C.
    Mooney, P. M.
    SILICON CARBIDE AND RELATED MATERIALS 2011, PTS 1 AND 2, 2012, 717-720 : 717 - +
  • [48] Influence of organic contaminant on trap generation in thin SiO2 of metal-oxide-semiconductor capacitors
    Yoshino, Takenobu
    Yokoyama, Shin
    Fujii, Toshiaki
    2002, Japan Society of Applied Physics (41):
  • [49] Influence of organic contaminant on trap generation in thin SiO2 of metal-oxide-semiconductor capacitors
    Yoshino, T
    Yokoyama, S
    Fujii, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2002, 41 (7A): : 4750 - 4753
  • [50] A NEW GATE CURRENT SIMULATION TECHNIQUE CONSIDERING SI/SIO2 INTERFACE-TRAP GENERATION
    WEN, KS
    LI, HH
    WU, CY
    SOLID-STATE ELECTRONICS, 1995, 38 (04) : 851 - 859