GENERATING COMPACT CODE FROM DATA-FLOW SPECIFICATIONS OF MULTIRATE SIGNAL-PROCESSING ALGORITHMS

被引:12
作者
BHATTACHARYYA, SS [1 ]
BUCK, JT [1 ]
HA, SH [1 ]
LEE, EA [1 ]
机构
[1] UNIV CALIF BERKELEY,DEPT ELECT ENGN & COMP SCI,BERKELEY,CA 94720
来源
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS | 1995年 / 42卷 / 03期
基金
美国国家科学基金会;
关键词
D O I
10.1109/81.376876
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Synchronous dataflow (SDF) semantics are well-suited to representing and compiling multirate signal processing algorithms. A key to this match is the ability to cleanly express iteration without overspecifying the execution order of computations, thereby allowing efficient schedules to be constructed. Due to limited program memory, it is often desirable to translate the iteration in an SDF graph into groups of repetitive firing patterns so that loops can be constructed in the target code. This paper establishes fundamental topological relationships between iteration and looping in SDF graphs, and presents a scheduling framework that provably synthesizes the most compact looping structures for a large class of practical SDF graphs. By modularizing different components of the scheduling framework, and establishing their independence, we show how other scheduling objectives, such as minimizing data buffering requirements or increasing the number of data transfers that occur in registers, can be incorporated in a manner that does not conflict with the goal of code compactness.
引用
收藏
页码:138 / 150
页数:13
相关论文
共 25 条
[1]  
Aho A. V., 1974, DESIGN ANAL COMPUTER
[2]  
ARVIND L, 1991, ADV TOPICS DATA FLOW
[3]   SCHEDULING SYNCHRONOUS DATA-FLOW GRAPHS FOR EFFICIENT LOOPING [J].
BHATTACHARYYA, SS ;
LEE, EA .
JOURNAL OF VLSI SIGNAL PROCESSING, 1993, 6 (03) :271-288
[4]  
BHATTACHARYYA SS, 1994, UCBERLM9452 U CAL CO
[5]  
BHATTACHARYYA SS, 1993, UCBERLM9336 U CAL CO
[6]  
DENNIS JB, 1975, MITLCSTM61 LAB COMP
[7]  
DENNIS JB, 1992, UNPUB STREAM DATA TY
[8]  
GAO GR, 1992, ICASSP
[9]  
GENIN D, 1989, ISCAS
[10]  
HO WH, 1988, VLSI SIGNAL PROCESSI