APPLICATION-SPECIFIC CMOS OUTPUT DRIVER CIRCUIT-DESIGN TECHNIQUES TO REDUCE SIMULTANEOUS SWITCHING NOISE

被引:58
作者
SENTHINATHAN, R [1 ]
PRINCE, JL [1 ]
机构
[1] UNIV ARIZONA,DEPT ELECT & COMP ENGN,CTR ELECTR PACKAGING RES,TUCSON,AZ 85721
关键词
11;
D O I
10.1109/4.262016
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Application specific CMOS circuit design techniques to reduce simultaneous switching noise (SSN-also known as Delta-I noise or ground bounce) were analyzed. Detailed investigation on the CMOS output driver switching current components was performed. The limitations in using current controlled (CC) CMOS output drivers in high-speed (> 30 MHz) design applications are explained. Application specific, high-speed, controlled slew rate (CSR) CMOS output drivers were studied and designed. For a given device channel length, once the predriver and driver device sizes are fixed, the performance (speed, switching noise, sink/source capabilities) is determined. With controlled slew rate output drivers, more than 50% improvement was found in the input receiver noise immunity (measure of maximum tolerable SSN) compared to conventional drivers, while the speed and sink/source capabilities are preserved. This effective SSN reduction improvement is achieved with only a small increase in output driver silicon area. The CSR output driver uses distributed and weighted switching driver segments to control the output driver's slew rate for a given load capacitance. These CSR CMOS output drivers were compared with standard CMOS output drivers, showing significant reduction in effective switching noise pulse width.
引用
收藏
页码:1383 / 1388
页数:6
相关论文
共 11 条
[1]  
Gray PR., 1984, ANAL DESIGN ANALOG I
[2]  
HASHIMOTO M, 1989, 1989 P IEEE CUST INT, P1441
[3]  
Hodges D., 1983, ANAL DESIGN DIGITAL
[4]  
LEUNG K, 1988, 1988 P IEEE CUST INT, P533
[5]   OPEN-LOOP GAIN LIMITATIONS FOR PUSH-PULL OFF-CHIP DRIVERS [J].
RAVER, N .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (02) :145-150
[6]  
Rubinstein J., 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, VCAD-2, P202, DOI 10.1109/TCAD.1983.1270037
[7]   SIMULTANEOUS SWITCHING GROUND NOISE CALCULATION FOR PACKAGED CMOS DEVICES [J].
SENTHINATHAN, R ;
PRINCE, JL .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (11) :1724-1728
[8]  
Senthinathan R., 1992, Microelectronics Journal, V23, P29, DOI 10.1016/0026-2692(92)90093-G
[9]  
SENTHINATHAN R, 1988, SEP INT CORP TECHN R
[10]  
SHOJI M, 1988, CMOS DIGITAL CIRCUIT