CLOCK-FEEDTHROUGH COMPENSATED SAMPLE HOLD CIRCUITS

被引:10
作者
WATANABE, K
OGAWA, S
机构
关键词
D O I
10.1049/el:19880834
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:1226 / 1228
页数:3
相关论文
共 50 条
[31]   Sample and Hold Circuit with Clock Boosting [J].
Aneesh, K. ;
Manoj, G. .
ICSPC'21: 2021 3RD INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION (ICPSC), 2021, :197-201
[32]   A signal dependent clock feedthrough cancellation technique for switched current circuits [J].
Takagiwa, T ;
Hyogo, A ;
Sekine, K .
ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 1997, 80 (09) :26-34
[33]   A macromodel of sample-and-hold circuits [J].
Jorges, U ;
Jummel, G ;
Muller, G ;
Reinhold, M .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 1997, 25 (06) :483-502
[34]   A Sample and Hold with Clock booster for improved linearity [J].
Velagaleti, SilpaKesav ;
Nayanathara, K. S. ;
Madhavi, B. K. .
2019 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2019, :1058-1062
[36]   Elimination of nonlinear clock feedthrough in component-simulation switched-current circuits [J].
de Queiroz, ACM ;
Schechtman, J .
ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, :A378-A381
[37]   SELF-EQUALIZING SAMPLE-AND-HOLD CIRCUITS [J].
GREGORIAN, R ;
TEMES, GC .
ELECTRONICS LETTERS, 1979, 15 (13) :367-368
[38]   TRANSIENT-RESPONSE OF SAMPLE-AND-HOLD CIRCUITS [J].
GURYANOV, B .
ELECTRONICS LETTERS, 1980, 16 (04) :123-124
[39]   PRINCIPLE AND APPLICATIONS OF AN AUTOCHARGE-COMPENSATED SAMPLE-AND-HOLD CIRCUIT [J].
SHIMA, T ;
ITAKURA, T ;
YAMADA, S ;
MINAMIZAKI, H ;
ISHIOKA, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (08) :906-912
[40]   An accurate offset- and gain-compensated sample/hold circuit [J].
Shi, XJ ;
Matsumoto, H ;
Murao, K .
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2000, E83A (12) :2756-2757