BIPOLAR-TRANSISTOR MODELING OF AVALANCHE GENERATION FOR COMPUTER CIRCUIT SIMULATION

被引：42

作者：

DUTTON, RW ^{[1
]}

机构：

[1] BELL TEL LABS INC, HOLMDEL, NJ USA

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 1975年 / ED22卷 / 06期

关键词：

D O I：

10.1109/T-ED.1975.18132

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：334 / 338

页数：5

相关论文

共 11 条

[1] BULUCEA CD, 1973, IEEE T ELECTRON DEV, VED20, P692, DOI 10.1109/T-ED.1973.17730
[2] NONLINEAR CIRCUITS AND STATISTICAL DESIGN
CERMAK, IA
KIRBY, DB
[J]. BELL SYSTEM TECHNICAL JOURNAL, 1971, 50 (04): : 1173 - +
[3] BIPOLAR DEVICE MODELING TECHNIQUE APPLICABLE TO COMPUTER-AIDED CIRCUIT ANALYSIS AND DESIGN
FOSSUM, JG
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1973, ED20 (06) : 582 - 593
[4] AVALANCHE INJECTION AND SECOND BREAKDOWN IN TRANSISTORS
HOWER, PL
REDDI, VGK
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1970, ED17 (04) : 320 - +
[5] SLIC - SIMULATOR FOR LINEAR INTEGRATED CIRCUITS
IDLEMAN, TE
JENKINS, FS
MCCALLA, WJ
PEDERSON, DO
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1971, SC 6 (04) : 188 - &
[6] AVALANCHE BREAKDOWN OF DIFFUSED SILICON P-N JUNCTIONS
KOKOSA, RA
DAVIES, RL
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1966, ED13 (12) : 874 - +
[7] BIAS-3 - PROGRAM FOR NONLINEAR DC ANALYSIS OF BIPOLAR TRANSISTOR CIRCUITS
MCCALLA, WJ
HOWARD, WG
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1971, SC 6 (01) : 14 - &
[8] IONIZATION RATES FOR HOLES AND ELECTRONS IN SILICON
MILLER, SL
[J]. PHYSICAL REVIEW, 1957, 105 (04): : 1246 - 1249
[9] MULTIPLICATION IN COLLECTOR JUNCTIONS OF SILICON N-P-N AND P-N-P TRANSISTORS
MOLL, JL
SU, JL
WANG, ACM
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1970, ED17 (05) : 420 - &
[10] POOM HC, 1972, IEEE DEVICE, V19, P90