The Role of Back-Pressure in Implementing Latency-Insensitive Systems

被引:23
作者
Carloni, Luca P. [1 ]
机构
[1] Columbia Univ, New York, NY USA
关键词
Latency-Insensitive Design; GALS; marked graphs; systems-on-chip (SOC); correct-by-construction methods;
D O I
10.1016/j.entcs.2005.05.036
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Back-pressure is a logical mechanism to control the flow of information on a communication channel of a latency-insensitive system (LIS) while guaranteeing that no packet is lost. Back-pressure is necessary for building open LISs and it represents an interesting design alternative also for closed LISs because it makes possible to realize highly modular implementations with more predictable features in terms of design overhead (area, power). In discussing the role of back-pressure, we revisit the logic of the necessary building blocks, and explain the impact of the system topology on the system performance.
引用
收藏
页码:61 / 80
页数:20
相关论文
共 50 条
[21]  
Greenstreet M. R., 1990, Journal of VLSI Signal Processing, V2, P139, DOI 10.1007/BF00935211
[22]   CAUSAL AUTOMATA [J].
GUNAWARDENA, J .
THEORETICAL COMPUTER SCIENCE, 1992, 101 (02) :265-288
[23]   FINDING MINIMUM-COST TO TIME RATIO CYCLES WITH SMALL INTEGRAL TRANSIT TIMES [J].
HARTMANN, M ;
ORLIN, JB .
NETWORKS, 1993, 23 (06) :567-574
[24]   Optimal buffered routing path constructions for single and multiple clock domain systems [J].
Hassoun, S ;
Alpert, CJ ;
Thiagarajan, M .
IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, :247-253
[25]   Optimal path routing in single- and multiple-clock domain systems [J].
Hassoun, S ;
Alpert, CJ .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (11) :1580-1588
[26]  
JACOBSON HM, 2002, 8 IEEE INT S AS CIRC
[27]   PROPERTIES OF A MODEL FOR PARALLEL COMPUTATIONS - DETERMINACY TERMINATION QUEUEING [J].
KARP, RM ;
MILLER, RE .
SIAM JOURNAL ON APPLIED MATHEMATICS, 1966, 14 (06) :1390-&
[28]  
KARP RM, 1978, DISCRETE MATH, V23, P309, DOI 10.1016/0012-365X(78)90011-0
[29]  
Lawler EL., 2001, COMBINATORIAL OPTIMI
[30]   Polychrony for system design [J].
Le Guernic, P ;
Talpin, JP ;
Le Lann, JC .
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2003, 12 (03) :261-303